High-speed CAN core system basis chip

Rev. 3.0 — 10 December 2024

Product data sheet

1 General description

The UJA1076A core System Basis Chip (SBC) replaces the basic discrete components commonly found in Electronic Control Units (ECU) with a high-speed Controller Area Network (CAN).

The UJA1076A supports the networking applications used to control power and sensor peripherals by using a high-speed CAN as the main network interface.

The core SBC contains the following integrated devices:

- High-speed CAN transceiver, inter-operable and downward compatible with CAN transceiver TJA1042, and compatible with the ISO 11898-2:2003 and ISO 11898-5:2006 standards
- Advanced independent watchdog (variants with suffix W)
- 250 mA voltage regulator for supplying a microcontroller; extendable with external PNP transistor for increased current capability and dissipation distribution
- · Separate voltage regulator for supplying the on-board CAN transceiver
- Serial Peripheral Interface (SPI) (full duplex)
- 2 local wake-up input ports
- Limp home output port

In addition to the advantages gained from integrating these common ECU functions in a single package, the core SBC offers an intelligent combination of system-specific functions such as:

- · Advanced low-power concept
- · Safe and controlled system start-up behavior
- Detailed status reporting on system and sub-system levels

The UJA1076A is designed to be used in combination with a microcontroller that incorporates a CAN controller. The SBC ensures that the microcontroller always starts up in a controlled manner.



2 Features and benefits

2.1 General

- Contains a full set of CAN ECU functions:
 - CAN transceiver
 - Scalable 3.3 V or 5 V voltage regulator delivering up to 250 mA for a microcontroller and peripheral circuitry; an external PNP transistor can be connected for better heat distribution over the PCB
 - Separate voltage regulator for the CAN transceiver (5 V)
 - Watchdog with Window and Timeout modes and on-chip oscillator
 - Serial Peripheral Interface (SPI) for communicating with the microcontroller
 - ECU power management system
- Designed for automotive applications:
 - Enhanced ElectroMagnetic Compatibility (EMC) performance
 - ±8 kV ElectroStatic Discharge (ESD) protection Human Body Model (HBM) on the CAN bus pins and the wake-up pins
 - ±6 kV ElectroStatic Discharge protection IEC 61000-4-2 on the CAN bus pins and the wake-up pins
 - ±58 V short-circuit proof CAN bus pins
- CAN bus pins are protected against transients in accordance with ISO 7637-3
- Supports remote flash programming via the CAN bus
- Small 6.1 mm × 11 mm HTSSOP32 package with low thermal resistance
- Pb-free; Restriction of Hazardous Substances Directive (RoHS) and dark green compliant

2.2 CAN transceiver

- ISO 11898-2:2003 and ISO 11898-5:2006 compliant high-speed CAN transceiver
- Dedicated low dropout voltage regulator for the CAN bus:
 - Independent of the microcontroller supply
 - Significantly improves EMC performance
- Bus connections are truly floating when power is off
- SPLIT output pin for stabilizing the recessive bus level

2.3 Power management

- Wake-up via CAN or local wake-up pins with wake-up source detection
- 2 wake-up pins:
 - WAKE1 and WAKE2 inputs can be switched off to reduce current flow
 - Output signal (WBIAS) to bias the wake-up pins, selectable sampling time of 16 ms or 64 ms
- Standby mode with very low standby current and full wake-up capability; V1 active to maintain supply to the microcontroller
- Sleep mode with very low sleep current and full wake-up capability

2.4 Control and diagnostic features

- Safe and predictable behavior under all conditions
- Programmable watchdog with independent clock source:
 - Window, Timeout (with optional cyclic wake-up) and Off modes supported (with automatic re-enable in the event of an interrupt)
- 16-bit Serial Peripheral Interface (SPI) for configuration, control and diagnosis

- · Global enable output for controlling safety-critical hardware
- Limp home output (LIMP) for activating application-specific 'limp home' hardware in the event of a serious system malfunction
- Overtemperature shutdown
- Interrupt output pin; interrupts can be individually configured to signal V1/V2 undervoltage, CAN/local wake-up and cyclic and power-on interrupt events
- · Bidirectional reset pin with variable power-on reset length to support a variety of microcontrollers
- Software-initiated system reset

2.5 Voltage regulators

- Main voltage regulator V1:
 - Scalable voltage regulator for the microcontroller, its peripherals and additional external transceivers
 - ±2 % accuracy
 - 3.3 V and 5 V versions available
 - Delivers up to 250 mA and can be combined with an external PNP transistor for better heat distribution over the PCB
 - Selectable current threshold at which the external PNP transistor starts to deliver current
 - Undervoltage warning at 90 % of nominal output voltage and undervoltage reset at 90 % or 70 % of nominal output voltage
 - Can operate at V_{BAT} voltages down to 4.5 V (e.g. during cranking), in accordance with ISO 7637 and ISO 16750-2
 - Stable output under all conditions
- Voltage regulator V2 for CAN transceiver:
 - Dedicated voltage regulator for on-chip high-speed CAN transceiver
 - Undervoltage warning at 90 % of nominal output voltage
 - Can be switched off; CAN transceiver can be supplied by V1 or by an external voltage regulator
 - Can operate at V_{BAT} voltages down to 5.5 V (e.g. during cranking) in accordance with ISO 7637
 - Stable output under all conditions


3 Ordering information

Table 1. Ordering information

Type number ^[1]	Package			
	Name	Description	Version	
UJA1076ATW/3	HTSSOP32	plastic thermal enhanced thin shrink small outline package; 32 leads; body width 6.1 mm; lead pitch 0.65 mm; exposed die pad	SOT549-1	
UJA1076ATW/3W				
UJA1076ATW/5				
UJA1076ATW/5W				

 UJA1076ATW/5x versions contain a 5 V regulator (V1); UJA1076ATW/3x versions contain a 3.3 V regulator (V1); versions with suffix W contain a watchdog.


High-speed CAN core system basis chip



4 Block diagram

5 Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Type ^[1]	Description	
i.c.	1	-	internally connected; should be left floating	
i.c.	2	-	internally connected; should be left floating	
i.c.	3	-	internally connected; should be left floating	
V1	4	AO	voltage regulator output for the microcontroller (5 V or 3.3 V depending on SBC version)	
i.c.	5	-	internally connected; should be left floating	
RSTN	6	IO	reset input/output to and from the microcontroller	
INTN	7	0	interrupt output to the microcontroller	
EN	8	0	enable output	
SDI	9	I	SPI data input	
SDO	10	0	SPI data output	
SCK	11	I	SPI clock input	
SCSN	12	I	SPI chip select input	
TXDC	13	I	CAN transmit data input	
RXDC	14	0	CAN receive data output	
TEST1	15	G	test pin; pin should be connected to ground	
WDOFF	16	I	WDOFF pin for deactivating the watchdog	
LIMP	17	0	limp home output	

Product data sheet

High-speed CAN core system basis chip

Fable 2. Pin descriptioncontinued					
Symbol	Pin	Type ^[1]	Description		
WAKE1	18	AI	local wake-up input 1		
WAKE2	19	AI	local wake-up input 2		
V2	20	AO	5 V voltage regulator output for CAN		
CANH	21	AIO	CANH bus line		
CANL	22	AIO	CANL bus line		
GND ^[2]	23	G	ground		
SPLIT	24	0	CAN bus common mode stabilization output		
i.c.	25	-	internally connected; should be left floating		
i.c.	26	-	internally connected; should be left floating		
i.c.	27	-	internally connected; should be left floating		
WBIAS	28	AO	control pin for external wake biasing transistor		
VEXCC	29	AI	current measurement for external PNP transistor; this pin is connected to the collector of the external PNP transistor		
TEST2	30	G	test pin; pin should be connected to ground		
VEXCTRL	31	AO	control pin of the external PNP transistor; this pin is connected to the base of the external PNP transistor		
BAT	32	Р	battery supply for the SBC		

Table 0 Div description

I: digital input; O: digital output; IO: digital input/output; AI: analog input; AO: analog output; AIO: analog input/output; P: power supply; G: ground. [1] The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is also recommended to solder the exposed center pad to board ground.

Functional description 6

The UJA1076A combines the functionality of a high-speed CAN transceiver, two voltage regulators and a watchdog (variants with suffix W) in a single, dedicated chip. It handles the power up and power down functionality of the ECU and ensures advanced system reliability. The SBC offers wake-up by bus activity, by cyclic wake-up and by the activation of external switches. Additionally, it provides a periodic control signal for pulsed testing of wake-up switches, allowing low-current operation even when the wake-up switches are closed in Standby mode.

All transceivers are optimized to be highly flexible with regard to bus topologies. In particular, the high-speed CAN transceiver is optimized to reduce ringing (bus reflections)¹.

V1, the main voltage regulator, is designed to power the ECU's microcontroller, its peripherals and additional external transceivers. An external PNP transistor can be added to improve heat distribution. V2 supplies the integrated high-speed CAN transceiver. The watchdog is clocked directly by the on-chip oscillator and can be operated in Window, Timeout and Off modes.

¹ UJA1076A is not a CAN SIC transceiver.

6.1 System Controller

6.1.1 Introduction

The system controller manages register configuration and controls the internal functions of the SBC. Detailed device status information is collected and presented to the microcontroller. The system controller also provides the reset and interrupt signals.

The system controller is a state machine. The SBC operating modes, and how transitions between modes are triggered, are illustrated in Figure 3. These modes are discussed in more detail in the following sections.

6.1.2 Off mode

The SBC switches to Off mode from all other modes if the battery supply drops below the power-off detection threshold ($V_{th(det)poff}$). In Off mode, the voltage regulators are disabled and the bus systems are in a high-resistive state. The CAN bus pins are floating in this mode.

As soon as the battery supply rises above the power-on detection threshold ($V_{th(det)pon}$), the SBC goes to Standby mode, and a system reset is executed (reset pulse width of $t_{w(rst)}$, long or short; see <u>Section 6.5.1</u> and <u>Table 11</u>).

6.1.3 Standby mode

The SBC will enter Standby mode:


- From Off mode if V_{BAT} rises above the power-on detection threshold (V_{th(det)pon})
- From Sleep mode on the occurrence of a CAN or local wake-up event
- From Overtemp mode if the chip temperature drops below the overtemperature protection release threshold, $T_{th(rel)otp}$
- From Normal mode if bit MC is set to 00 or a system reset is performed (see Section 6.5)

In Standby mode, V1 is switched on. The CAN transceiver will either be in a low-power state (Lowpower mode; STBCC = 1; see <u>Table 6</u>) with bus wake-up detection enabled or completely switched off (Off mode; STBCC = 0) - see <u>Section 6.7.1</u>. The watchdog can be running in Timeout mode or Off mode, depending on the state of the WDOFF pin and the setting of the watchdog mode control bit (WMC) in the WD_and_Status register (<u>Table 4</u>).

The SBC will exit Standby mode if:

- Normal mode is selected by setting bits MC to 10 (V2 disabled) or 11 (V2 enabled)
- · Sleep mode is selected by setting bits MC to 01
- The chip temperature rises above the OverTemperature Protection (OTP) activation threshold, T_{th(act)otp}, causing the SBC to enter Overtemp mode

High-speed CAN core system basis chip



6.1.4 Normal mode

Normal mode is selected from Standby mode by setting bits MC in the Mode_Control register (<u>Table 5</u>) to 10 (V2 disabled) or 11 (V2 enabled).

In Normal mode, the CAN physical layer will be enabled (Active mode; STBCC = 0; see <u>Table 6</u>) or in a low-power state (Lowpower mode; STBCC = 1) with bus wake-up detection active.

The SBC will exit Normal mode if:

- Standby mode is selected by setting bits MC to 00
- Sleep mode is selected by setting bits MC to 01
- A system reset is generated (see <u>Section 6.1.3;</u> the SBC will enter Standby mode)
- The chip temperature rises above the OTP activation threshold, T_{th(act)otp}, causing the SBC to switch to Overtemp mode

6.1.5 Sleep mode

Sleep mode is selected from Standby mode or Normal mode by setting bits MC in the Mode_Control register (<u>Table 5</u>) to 01. The SBC will enter Sleep mode provided that there are no pending interrupts (pin INTN = HIGH) or wake-up events and at least one wake-up source is enabled (CAN or WAKE). Any attempt to enter Sleep mode while one of these conditions has not been satisfied will result in a short reset (3.6 ms minimum pulse width; see <u>Section 6.5.1</u> and <u>Table 11</u>).

In Sleep mode, V1 and V2 are off and the CAN transceiver will be switched off (Off mode; STBCC = 0; see Table 6) or in a low-power state (Lowpower mode; STBCC = 1) with bus wake-up detection active - see Section 6.7.1). The watchdog is off and the reset pin is LOW.

A CAN or local wake-up event will cause the SBC to switch from Sleep mode to Standby mode, generating a (short or long; see <u>Section 6.5.1</u>) system reset. The value of the mode control bits (MC) will be changed to 00 and V1 will be enabled.

6.1.6 Overtemp mode

The SBC will enter Overtemp mode from Normal mode or Standby mode when the chip temperature exceeds the overtemperature protection activation threshold, $T_{th(act)otp}$.

In Overtemp mode, the voltage regulators are switched off and the bus system is in a high-resistive state. When the SBC enters Overtemp mode, the RSTN pin is driven LOW and the limp home control bit, LHC, is set so that the LIMP pin is driven LOW.

The chip temperature must drop a hysteresis level below the overtemperature shutdown threshold before the SBC can exit Overtemp mode. After leaving Overtemp mode the SBC enters Standby mode and a system reset is generated (reset pulse width of $t_{w(rst)}$, long or short; see <u>Section 6.5.1</u> and <u>Table 11</u>).

6.2 SPI


6.2.1 Introduction

The Serial Peripheral Interface (SPI) provides the communication link with the microcontroller. The SPI is configured for full duplex data transfer, so status information is returned when new control data is shifted in. The interface also offers a read-only access option, allowing registers to be read back by the application without changing the register content.

The SPI uses four interface signals for synchronization and data transfer:

- SCSN: SPI chip select; active LOW
- · SCK: SPI clock; default level is LOW due to low-power concept
- SDI: SPI data input
- SDO: SPI data output; floating when pin SCSN is HIGH

Bit sampling is performed on the falling clock edge and data is shifted on the rising clock edge (see Figure 4).



6.2.2 Register map

The first three bits (A2, A1 and A0) of the message header define the register address. The fourth bit (RO) defines the selected register as read/write or read only.

Table 3. Register map

Address bits 15, 14 and 13	Write access bit 12 = 0	Read/Write access bits 11 0
000	0 = read/write, 1 = read only	WD_and_Status register
001	0 = read/write, 1 = read only	Mode_Control register
010	0 = read/write, 1 = read only	Int_Control register
011	0 = read/write, 1 = read only	Int_Status register

6.2.3 WD_and_Status register

Table 4. WD_and_Status register

Bit	Symbol		Power-on default	Description
15:13	A2, A1, A0	R	000	register address

UJA1076A Product data sheet

High-speed CAN core system basis chip

Bit	Symbol	Access	Power-on default	Description
12	RO	R/W	0	access status
				0: register set to read/write
				1: register set to read only
11	WMC	R/W	0	watchdog mode control
				0: Normal mode: watchdog in Window mode; Standby mode: watchdog in Timeout mode
				1: Normal mode: watchdog in Timeout mode; Standby mode: watchdog in Off mode
10:8	NWP ^[1]	R/W	100	nominal watchdog period
				000: 8 ms
				001: 16 ms
				010: 32 ms
				011: 64 ms
				100: 128 ms
				101: 256 ms
				110: 1024 ms
				111: 4096 ms
7	WOS/SWR	R/W	V -	watchdog off status/software reset
				0: WDOFF pin LOW; watchdog mode determined by bit WMC
				1: watchdog disabled due to HIGH level on pin WDOFF; results in software reset
6	V1S	R	-	V1 status
				0: V1 output voltage above 90 % undervoltage recovery threshold (V _{uvr} ; see Table 10)
				1: V1 output voltage below 90 % undervoltage detection threshold (V $_{uvd};$ see Table 10)
5	V2S	R	-	V2 status
				0: V2 output voltage above undervoltage release threshold (V _{uvr} ; see Table 10)
				1: V2 output voltage below undervoltage detection threshold (V _{uvd} ; see <u>Table 10</u>)
4	WLS1	R	-	wake-up 1 status
				0: WAKE1 input voltage below switching threshold (V _{th(sw)})
				1: WAKE1 input voltage above switching threshold ($V_{th(sw)}$)
3	WLS2	R	-	wake-up 2 status
				0: WAKE2 input voltage below switching threshold $(V_{th(sw)})$
				1: WAKE2 input voltage above switching threshold $(V_{th(sw)})$
2:0	reserved	R	000	

Table 4. WD_and_Status register...continued

[1] Bit NWP is set to its default value (100) after a reset.

6.2.4 Mode_Control register

Table 5.	Mode	Control	register
----------	------	---------	----------

Symbol	Access	Power-on default	Description
A2, A1, A0	R	001	register address
12 RO	R/W	0	access status
			0: register set to read/write
			1: register set to read only
MC	R/W	00	mode control
			00: Standby mode
			01: Sleep mode
			10: Normal mode; V2 off
			11: Normal mode; V2 on
LHWC ^[1]	R/W	1	limp home warning control
			0: no limp home warning
			1: limp home warning is set; next reset will activate LIMP output
LHC ^[2]	R/W	0	limp home control
			0: LIMP pin set floating
			1: LIMP pin driven LOW
ENC	R/W	R/W 0	enable control
			0: EN pin driven LOW
			1: EN pin driven HIGH in Normal mode
reserved	R	0	
WBC	R/W	0	wake bias control
			0: pin WBIAS floating if WSEn = 0; 16 ms sampling if WSEn = 1
			1: pin WBIAS LOW if WSEn = 0; 64 ms sampling if WSEn = 1
PDC	R/W	0	power distribution control
			0: V1 threshold current for activating the external PNP transistor, load current rising; $I_{th(act)PNP} = 85 \text{ mA}$ (typ. at $T_{vj} = 150 \text{ °C}$); V1 threshold current for deactivating the external PNP transistor, load current falling; $I_{th(deact)PNP} = 50 \text{ mA}$ (typ. at $T_{vj} = 150 \text{ °C}$); see Figure 7
			1: V1 threshold current for activating the external PNP transistor; load current rising; $I_{th(act)PNP} = 50 \text{ mA}$ (typ. at $T_{vj} = 150 \text{ °C}$); V1 threshold current for deactivating the external PNP transistor; load current falling; $I_{th(deact)PNP} = 15 \text{ mA}$ (typ. at $T_{vj} = 150 \text{ °C}$); see Figure 7
+	1	1	1
	A2, A1, A0 RO MC LHWC ^[1] LHC ^[2] ENC reserved WBC	A2, A1, A0 R RO R/W MC R/W LHWC ^[1] R/W LHC ^[2] R/W ENC R/W reserved R WBC R/W	A2, A1, A0R001ROR/W0MCR/W0MCR/W00LHWC ^[1] R/W1LHC ^[2] R/W0ENCR/W0reservedR0WBCR/W0

Bit LHWC is set to 1 after a reset.
 Bit LHC is set to 1 after a reset, if LHWC was set to 1 prior to the reset.

6.2.5 Int_Control register

Bit	Symbol	Access	Power-on default	Description
15:13	A2, A1, A0	R	010	register address
12	RO	R/W	0	access status
				0: register set to read/write
				1: register set to read only
11	V1UIE	R/W	0	V1 undervoltage interrupt enable
				0: V1 undervoltage warning interrupts cannot be requested
				1: V1 undervoltage warning interrupts can be requested
10	V2UIE	R/W	0	V2 undervoltage interrupt enable
				0: V2 undervoltage warning interrupts cannot be requested
				1: V2 undervoltage warning interrupts can be requested
9:8	reserved	R	00	
7:6	WIC1	R/W	00	wake-up interrupt 1 control
				00: wake-up interrupt 1 disabled
				01: wake-up interrupt 1 on rising edge
				10: wake-up interrupt 1 on falling edge
				11: wake-up interrupt 1 on both edges
5:4	WIC2	R/W	00	wake-up interrupt 2 control
				00: wake-up interrupt 2 disabled
				01: wake-up interrupt 2 on rising edge
				10: wake-up interrupt 2 on falling edge
				11: wake-up interrupt 2 on both edges
3	STBCC	R/W	0	CAN standby control
				0: When the SBC is in Normal mode (MC = 1x): CAN is in Active mode. The wake-up flag (visible on RXDC) is cleared regardless of V2 output voltage. When the SBC is in Standby/Sleep mode (MC = 0x): CAN is in Off mode. Bus wake-up detection is disabled. CAN wake-up interrupts cannot be requested.
				1: CAN is in Lowpower mode with bus wake-up detection enabled, regardless of the SBC mode (MC = xx). CAN wake-up interrupts can be requested.
2	RTHC	R/W	0	reset threshold control
				0: The reset threshold is set to the 90 % V1 undervoltage detection voltage (V_{uvd} ; see Table 10)
				1: The reset threshold is set to the 70 % V1 undervoltage detection voltage (V_{uvd} ; see Table 10)

Table 6. Int_Control registe

High-speed CAN core system basis chip

Bit	Symbol	Access	Power-on default	Description
1	WSE1	R/W	0	WAKE1 sample enable
				0: sampling continuously
				1: sampling of WAKE1 is synchronized with WBIAS (sample rate controlled by WBC)
0	WSE2	2 R/W (0	WAKE2 sample enable
				0: sampling continuously
				1: sampling of WAKE1 is synchronized with WBIAS (sample rate controlled by WBC)

Table 6. Int_Control register...continued

6.2.6 Int_Status register

Table 7. Int Status register^[1]

Bit	Symbol	Access	Power-on default	Description
15:13	A2, A1, A0	R	011	register address
12	RO	R/W	0	access status
				0: register set to read/write
				1: register set to read only
11	V1UI	R/W	0	V1 undervoltage interrupts
				0: no V1 undervoltage warning interrupt pending
				1: V1 undervoltage warning interrupt pending
10	V2UI	R/W	0	V2 undervoltage interrupts
				0: no V2 undervoltage warning interrupt pending
				1: V2 undervoltage warning interrupt pending
9:8	reserved	R	00	
7	CI	R/W	/ 0	cyclic interrupt
				0: no cyclic interrupt pending
				1: cyclic interrupt pending
6	WI1	R/W	0	wake-up interrupt 1
				0: no wake-up interrupt 1 pending
				1: wake-up interrupt 1 pending
5	POSI	R/W	1	power-on status interrupt
				0: no power-on interrupt pending
				1: power-on interrupt pending
4	WI2	R/W	0	wake-up interrupt 2
				0: no wake-up interrupt 2 pending
				1: wake-up interrupt 2 pending

High-speed CAN core system basis chip

Table 7.	Table 7. Int_Status register ¹¹ continued						
Bit	Symbol	Access	Power-on default	Description			
3	CWI	R/W	0	CAN wake-up interrupt			
				0: no CAN wake-up interrupt pending			
				1: CAN wake-up interrupt pending			
2:0	reserved	R	000				

64.1

[1] An interrupt can be cleared by writing 1 to the relevant bit in the Int_Status register.

6.3 On-chip oscillator

The on-chip oscillator provides the timing reference for the on-chip watchdog and the internal timers. The onchip oscillator is supplied by an internal supply that is connected to V_{BAT} and is independent of V1/V2.

6.4 Watchdog (variants with suffix W)

Three watchdog modes are supported: Window, Timeout and Off. The watchdog period is programmed via the NWP control bits in the WD and Status register (see Table 4). The default watchdog period is 128 ms.

A watchdog trigger event is any write access to the WD_and_Status register. When the watchdog is triggered, the watchdog timer is reset.

In watchdog Window mode, a watchdog trigger event within a closed watchdog window (i.e. the first half of the window before t_{trig(wd)1}) will generate an SBC reset. If the watchdog is triggered before the watchdog timer overflows in Timeout or Window mode, or within the open watchdog window (after t_{tria(wd)1} but before t_{tria(wd)2}), the timer restarts immediately.

The following watchdog events result in an immediate system reset:

- · the watchdog overflows in Window mode
- the watchdog is triggered in the first half of the watchdog period in Window mode
- · the watchdog overflows in Timeout mode while a cyclic interrupt (CI) is pending
- · the state of the WDOFF pin changes in Normal mode or Standby mode
- · the watchdog mode control bit (WMC) changes state in Normal mode

After a watchdog reset (short reset; see Section 6.5.1 and Table 11), the default watchdog period is selected (NWP = 100). The watchdog can be switched off completely by forcing pin WDOFF HIGH. The watchdog can also be switched off by setting bit WMC to 1 in Standby mode. If the watchdog was turned off by setting WMC, any pending interrupt will re-enable it.

Note that the state of bit WMC cannot be changed in Standby mode if an interrupt is pending. Any attempt to change WMC when an interrupt is pending will be ignored.

6.4.1 Watchdog Window behavior

The watchdog runs continuously in Window mode.

If the watchdog overflows, or is triggered in the first half of the watchdog period (less than t_{trig(wd)1} after the start of the watchdog period), a system reset will be performed. Watchdog overflow occurs if the watchdog is not triggered within t_{trig(wd)2} after the start of the watchdog period.

If the watchdog is triggered in the second half of the watchdog period (at least t_{trig(wd)1}, but not more than $t_{trig(wd)2}$, after the start of the watchdog period), the watchdog will be reset.

The watchdog is in Window mode when pin WDOFF is LOW, the SBC is in Normal mode and the watchdog mode control bit (WMC) is set to 0.

6.4.2 Watchdog Timeout behavior

The watchdog runs continuously in Timeout mode. It can be reset at any time by a watchdog trigger. If the watchdog overflows, the CI bit is set. If a CI is already pending, a system reset is performed.

The watchdog is in Timeout mode when pin WDOFF is LOW and:

- the SBC is in Standby mode and bit WMC = 0 or
- the SBC is in Normal mode and bit WMC = 1

6.4.3 Watchdog Off behavior

The watchdog is disabled in this state.

The watchdog is in Off mode when:

- the SBC is in Off, Overtemp or Sleep modes
- the SBC is in Standby mode and bit WMC = 1
- the SBC is in any mode and the WDOFF pin is HIGH

6.5 System reset

The following events will cause the SBC to perform a system reset:

- V1 undervoltage (reset pulse length selected via external pull-up resistor on RSTN pin)
- An external reset (pin RSTN forced LOW)
- Watchdog overflow (Window mode)
- Watchdog overflow in Timeout mode with CI pending
- · Watchdog triggered too early in Window mode
- WMC value changed in Normal mode
- WDOFF pin state changed
- SBC goes to Sleep mode (MC set to 01; see <u>Table 5</u>) while pin INTN is driven LOW
- SBC goes to Sleep mode (MC set to 01; see Table 5) while STBCC = STBCL = WIC1 = WIC2 = 0
- SBC goes to Sleep mode (MC set to 01; see <u>Table 5</u>) while wake-up pending
- Software reset (SWR = 1)
- SBC leaves Overtemp mode (reset pulse length selected via external pull-up resistor on RSTN pin)

A watchdog overflow in Timeout mode requests a CI, if a CI is not already pending.

The UJA1076A provides three signals for dealing with reset events:

- RSTN pin input/output for performing a global ECU system reset or forcing an external reset
- EN pin, a fail-safe global enable output
- LIMP pin, a fail-safe limp home output

6.5.1 RSTN pin

A system reset is triggered if the bidirectional RSTN pin is forced LOW for at least t_{fltr} by the microcontroller (external reset). A reset pulse is output on pin RSTN by the SBC when a system reset is triggered internally.

The reset pulse width $(t_{w(rst)})$ is selectable (short or long) if the system reset was generated by a V1 undervoltage event (see <u>Section 6.6.2</u>) or by the SBC leaving Off (V_{BAT} > V_{th(det)pon}) or Overtemp


(temperature < $T_{th(rel)otp}$) modes. A short reset pulse is selected by connecting a 1000 $\Omega \pm 10$ % resistor between pins RSTN and V1. If a resistor is not connected, the reset pulse will be long (see <u>Table 11</u>).

In all other cases (e.g. watchdog-related reset events) the reset pulse length will be short.

6.5.2 EN output

The EN pin can be used to control external hardware, such as power components, or as a general-purpose output when the system is running properly.

In Normal and Standby modes, the microcontroller can set the EN control bit (bit ENC in the Mode_Control register; see <u>Table 5</u>) via the SPI interface. Pin EN will be HIGH when ENC = 1 and MC = 10 or 11. A reset event will cause pin EN to go LOW. EN pin behavior is illustrated in <u>Figure 5</u>.



6.5.3 LIMP output

The LIMP pin can be used to enable the so called 'limp home' hardware in the event of an ECU failure. Detectable failure conditions include SBC overtemperature events, loss of watchdog service, pins RSTN or V1 clamped LOW and user-initiated or external reset events.

The LIMP pin is a battery-related, active-LOW, open-drain output.

A system reset will cause the limp home warning control bit (bit LHWC in the Mode_Control register; see <u>Table 5</u>) to be set. If LHWC is already set when the system reset is generated, bit LHC will be set which will force the LIMP pin LOW. The application should clear LHWC after each reset event to ensure the LIMP output is not activated during normal operation.

In Overtemp mode, bit LHC is always set and, consequently, the LIMP output is always active. If the application manages to recover from the event that activated the LIMP output, LHC can be cleared to deactivate the LIMP output.

6.6 Power supplies

6.6.1 Battery pin (BAT)


The SBC contains a single supply pin, BAT. An external diode is needed in series to protect the device against negative voltages. The operating range is from 4.5 V to 28 V. The SBC can handle maximum voltages up to 40 V.

If the voltage on pin BAT falls below the power-off detection threshold, $V_{th(det)poff}$, the SBC immediately enters Off mode, which means that the voltage regulators and the internal logic are shut down. The SBC leaves Off mode for Standby mode as soon as the voltage rises above the power-on detection threshold, $V_{th(det)pon}$. The POSI bit in the Int_Status register is set to 1 when the SBC leaves Off mode.

6.6.2 Voltage regulator V1

Voltage regulator V1 is intended to supply the microcontroller, its periphery and additional transceivers. V1 is supplied by pin BAT and delivers up to 250 mA at 3.3 V or 5 V (depending on the UJA1076A variant).

To prevent the device overheating at high ambient temperatures or high average currents, an external PNP transistor can be connected as illustrated in <u>Figure 6</u>. In this configuration, the power dissipation is distributed between the SBC and the PNP transistor.



Pin VEXCTRL activates the PNP transistor with an initial current and slowly increases that current while the V1 output current is above the PNP activation threshold, $I_{th(act)PNP}$. Bit PDC in the Mode_Control register (<u>Table 5</u>) is used to regulate how power dissipation is distributed. The PNP activation threshold is 85 mA when PDC = 0 and 50 mA when PDC = 1 (typ. at T_{vj} = 150 °C). V1 will continue to deliver $I_{th(act)PNP}$ while the transistor delivers the additional load current (see Figure 7 and Figure 8).




Figure 7. V1 and PNP currents at a slow ramping load current of 250 mA


<u>Figure 7</u> illustrates how V1 and the PNP transistor combine to supply a slow-ramping load current of 250 mA. V1 supplies the load current up to $I_{th(act)PNP}$. Any additional load current requirement is provided by the PNP transistor, up to its current limit. If the load current continues to rise after the PNP current limit has been reached, I_{V1} will increase above the selected PDC threshold (to a maximum of 250 mA).

For a fast ramping load current, V1 will deliver the required load current (to a maximum of 250 mA) until the PNP transistor has switched on. Once the transistor has been activated, V1 will deliver at least $I_{th(act)PNP}$, with the transistor contributing the balance of the load current (see Figure 8).

NXP Semiconductors

UJA1076A

High-speed CAN core system basis chip



For short-circuit protection, a resistor needs to be connected between pins V1 and VEXCC to allow the current to be monitored. This resistor limits the current delivered by the external transistor. If the voltage difference between pins VEXCC and V1 reaches $V_{th(act)|lim}$, the PNP current limiting activation threshold voltage, the transistor base current (on pin VEXCTRL) will not increase further.

The thermal performance of the transistor needs to be considered when calculating the value of this resistor. A 3.3 Ω resistor was used with the BCP52-16 employed during testing. Note that the selection of the transistor is not critical. In general, any PNP transistor with a current amplification factor (β) of between 60 and 500 can be used.

If an external PNP transistor is not used, pin VEXCC must be connected to V1 while pin VEXCTRL can be left open.

One advantage of this scalable voltage regulator concept is that there are no PCB layout restrictions when using the external PNP. The distance between the UJA1076A and the external PNP doesn't affect the stability of the regulator loop because the loop is realized within the UJA1076A. Therefore, it is recommended that the distance between the UJA1076A and PNP transistor be maximized for optimal thermal distribution.

The output voltage on V1 is monitored continuously and a system reset signal is generated if an undervoltage event occurs. A system reset is generated if the voltage on V1 falls below the undervoltage detection voltage $(V_{uvd}; see \underline{Table 10})$. The reset threshold (90 % or 70 % of the nominal value) is set via the Reset Threshold Control bit (RTHC) in the Int_Control register (<u>Table 6</u>). In addition, an undervoltage warning (a V1UI interrupt) will be generated at 90 % of the nominal output voltage. The status of V1 can be read via bit V1S in the WD_and_Status register (<u>Table 4</u>).

6.6.3 Voltage regulator V2

Voltage regulator V2 is reserved for the high-speed CAN transceiver, providing a 5 V supply.

V2 can be activated and deactivated via the MC bits in the Mode_Control register (<u>Table 5</u>). An undervoltage warning (a V2UI interrupt) is generated when the output voltage drops below 90 % of its nominal value. The status of V2 can be read via bit V2S in the WD_and_Status register (<u>Table 4</u>) in Normal mode (V2S = 1 in all other modes).

V2 can be deactivated (MC = 10) to allow the internal CAN transceiver to be supplied from an external source or from V1. The alternative voltage source must be connected to pin V2. All internal functions (e.g. undervoltage protection) will work normally.

6.7 CAN transceiver

The analog section of the UJA1076A CAN transceiver corresponds to that integrated into the TJA1042/ TJA1043. The transceiver is designed for high-speed (up to 1 Mbit/s) CAN applications in the automotive industry, providing differential transmit and receive capability to a CAN protocol controller.

6.7.1 CAN operating modes

6.7.1.1 Active mode

The CAN transceiver is in Active mode when:

- the SBC is in Normal mode (MC = 10 or 11)
- the transceiver is enabled (bit STBCC = 0; see Table 6)

and

- V2 is enabled and its output voltage is above its undervoltage threshold, V_{uvd} or
- V2 is disabled but an external voltage source, or V1, connected to pin V2 is above its undervoltage threshold (see <u>Section 6.6.3</u>)

In CAN Active mode, the transceiver can transmit and receive data via the CANH and CANL pins. The differential receiver converts the analog data on the bus lines into digital data which is output on pin RXDC. The transmitter converts digital data generated by a CAN controller, and input on pin TXDC, to signals suitable for transmission over the bus lines.

6.7.1.2 Lowpower/Off modes


The CAN transceiver will be in Lowpower mode with bus wake-up detection enabled if bit STBCC = 1 (see <u>Table 6</u>). The CAN transceiver can be woken up remotely via pins CANH and CANL in Lowpower mode.

When the SBC is in Standby mode or Sleep mode (MC = 00 or 01), the CAN transceiver will be in Off mode if bit STBCC = 0. The CAN transceiver is powered down completely in Off mode to minimize quiescent current consumption.

A filter at the receiver input prevents unwanted wake-up events occurring due to automotive transients or electromagnetic interference (EMI).

A recessive-dominant-recessive-dominant sequence must occur on the CAN bus within the wake-up timeout time $(t_{to(wake)})$ to pass the wake-up filter and trigger a wake-up event (see Figure 9; note that additional pulses may occur between the recessive/dominant phases). The minimum recessive/dominant bus times for CAN transceiver wake-up ($t_{wake(busrec)min}$ and $t_{wake(busdom)min}$) must be satisfied (see Table 11).


High-speed CAN core system basis chip



6.7.2 Split circuit

Pin SPLIT provides a DC stabilized voltage of $0.5V_{V2}$. It is activated in CAN Active mode only. Pin SPLIT is floating in CAN Lowpower and Off modes. The V_{SPLIT} circuit can be used to stabilize the recessive common-mode voltage by connecting pin SPLIT to the center tap of the split termination (see Figure 10).

A transceiver in the network that is not supplied and that generates a significant leakage current from the bus lines to ground, can result in a recessive bus voltage of $< 0.5V_{V2}$. In this event, the split circuit will stabilize the recessive voltage at $0.5V_{V2}$. So a start of transmission will not generate a step in the common-mode signal which would lead to poor ElectroMagnetic Emission (EME) performance.



6.7.3 Fail-safe features

6.7.3.1 TXDC dominant time-out function

A TXDC dominant time-out timer is started when pin TXDC is forced LOW. If the LOW state on pin TXDC persists for longer than the TXDC dominant time-out time ($t_{to(dom)TXDC}$), the transmitter will be disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXDC dominant time-out timer is reset when pin TXDC goes HIGH. The TXDC dominant time-out time also defines the minimum possible bit rate of 10 kbit/s.


6.7.3.2 Pull-up on TXDC pin

Pin TXDC has an internal pull-up towards V_{V1} to ensure a safe defined state in case the pin is left floating.

6.8 Local wake-up input

The SBC provides 2 local wake-up pins (WAKE1 and WAKE2). The edge sensitivity (falling, rising or both) of the wake-up pins can be configured independently via the WIC1 and WIC2 bits in the Int_Control register <u>Table 6</u>). These bits can also be used to disable wake-up via the wake-up pins. When wake-up is enabled, a valid wake-up event on either of these pins will cause a wake-up interrupt to be generated in Standby mode or Normal mode. If the SBC is in Sleep mode when the wake-up event occurs, it will wake up and enter Standby mode. The status of the wake-up pins can be read via the wake-up level status bits (WLS1 and WLS2) in the WD_and_Status register (<u>Table 4</u>).


Note that bits WLS1 and WLS2 are only active when at least one of the wake up interrupts is enabled (WIC1 \neq 00 or WIC2 \neq 00).



The sampling of the wake-up pins can be synchronized with the WBIAS signal by setting bits WSE1 and WSE2 in the Int_Control register to 1 (if WSEx = 0, wake-up pins are sampled continuously). The sampling will be performed on the rising edge of WBIAS (see Figure 11). The sampling time, 16 ms or 64 ms, is selected via the Wake Bias Control bit (WBC) in the Mode_Control register.

Figure 12 shows a typical circuit for implementing cyclic sampling of the wake-up inputs.

High-speed CAN core system basis chip



6.9 Interrupt output

Pin INTN is an active-LOW, open-drain interrupt output. It is driven LOW when at least one interrupt is pending. An interrupt can be cleared by writing 1 to the corresponding bit in the Int_Status register (<u>Table 7</u>). Clearing bit CWI in Standby mode only clears the interrupt status bit and not the pending wake-up. The pending wake-up is cleared on entering Normal mode and when the corresponding standby control bit (STBCC) is 0.

On devices that contain a watchdog, the CI is enabled when the watchdog switches to Timeout mode while the SBC is in Standby mode or Normal mode (provided pin WDOFF = LOW). A CI is generated if the watchdog overflows in Timeout mode.

The CI is provided to alert the microcontroller when the watchdog overflows in Timeout mode. The CI will wake up the microcontroller from a μ C standby mode. After polling the Int_Status register, the microcontroller will be aware that the application is in cyclic wake up mode. It can then perform some checks on CAN before returning to the μ C standby mode.

6.10 Temperature protection

The temperature of the SBC chip is monitored in Normal and Standby modes. If the temperature is too high, the SBC will go to Overtemp mode, where the RSTN pin is driven LOW and limp home is activated. In addition, the voltage regulators and the CAN transmitter are switched off (see also <u>Section 6.1.6</u>). When the temperature falls below the temperature shutdown threshold, the SBC will go to Standby mode. The temperature shutdown threshold is between 165 °C and 200 °C.

7 Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to pin GND, unless otherwise specified; positive currents flow into the IC.

Symbol	Parameter	Conditions		Min	Max	Unit
V _x	voltage on pin x ^[1]	DC value				
		pins V1, V2 and INTN		-0.3	7	V
		pins TXDC, RXDC, EN, SDI, SDO, SCK, SCSN, RSTN and WDOFF		-0.3	V _{V1} + 0.3	V
		pin VEXCC		V _{V1} - 0.3	V _{V1} + 0.35	V
		pins WAKE1, WAKE2 and WBIAS; with respect to any other pin		-58	+58	V
		pin LIMP and BAT		-0.3	+40	V
		pin VEXCTRL		-0.3	V _{BAT} + 0.3	V
		pins CANH, CANL and SPLIT; with respect to any other pin		-58	+58	V
I _{R(V1-BAT)}	reverse current from pin V1 to pin BAT	$V_{V1} \le 5 V$	[2]	-	250	mA
V _{trt}	transient voltage	on pins BAT: via reverse polarity diode/capacitor CANL, CANH, SPLIT: coupling with two capacitors on the bus lines WAKE1, WAKE2: via 1 kΩ series resistor	[3]			
		pulse 1		-100	-	V
		pulse 2a		-	+75	V
		pulse 3a		-150	-	V
		pulse 3b		-	+100	V
V _{ESD}	electrostatic	IEC 61000-4-2 (150 pF, 330 Ω discharge circuit)				
	discharge voltage	on pins CANH and CANL; pin BAT with capacitor; pins SPLIT, WAKE1 and WAKE2 via a series resistor	[4]	-6	+6	kV
		Human Body Model (HBM)				
		on any pin	[5]	-2	+2	kV
		pins CANH, CANL, SPLIT, WAKE1, WAKE2	[6]	-8	+8	kV
		pin BAT; referenced to ground	[7]	-4	+4	kV
		pin TEST2; referenced to pin BAT	[7]	-1.25	+2	kV
		pin TEST2; referenced to other reference pins	[7]	-2	+2	kV
		Machine Model (MM); 200 pF, 0.75 μ H, 10 Ω	[8]			
		on any pin		-300	+300	V
		CDM	[9]			1
		corner pins		-750	+750	V

High-speed CAN core system basis chip

Table 8. Limiting values...continued

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to pin GND, unless otherwise specified; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Мах	Unit
		any other pin	-500	+500	V
T _{vj}	virtual junction temperature	[10]	-40	+150	°C
T _{stg}	storage temperature	[11]	-55	+150	°C

[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

[2] A reverse diode connected between V1 (anode) and BAT (cathode) limits the voltage drop voltage from V1(+) to BAT (-).

[3] Verified by an external test house to ensure pins can withstand ISO 7637 part 2 automotive transient test pulses 1, 2a, 3a and 3b.
 [4] ESD performance according to IEC 61000-4-2 (150 pF, 330 Ω) has been verified by an external test house for pins BAT, CANH, CANL, WAKE1 and WAKE2. The result is equal to or better than ±6 kV.

[5] According to AEC-Q100-002.

[6] V1, V2 and BAT connected to GND, emulating application circuit. HBM pulse as specified in AECQ100-002 used.

[7] HBM pulse as specified in AEC-Q100-002 used.

[8] Machine Model (MM): according to AEC-Q100-003.

- [9] Charged Device Model (CDM): according to AEC-Q100-011 (field Induced charge; 4 pF).
- [10] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$, where $R_{th(vj-a)}$ is a fixed value to be used for the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).
- T_{stg} in application according to IEC61360-4. For component transport and storage conditions, see instead IEC61760-2.

8 Thermal characteristics

Table 9. Thermal characteristics

Symbol	Parameter	Conditions ^[1]	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	HTSSOP32 package	33	K/W
R _{th(j-c)}	thermal resistance from junction to case ^[2]		9	K/W
Ψ_{j-top}	thermal characterization parameter from junction to top of package		8	K/W

[1] According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 µm) and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 µm).

[2] Case temperature refers to the centre of the heatsink at the bottom of the package.

9 Static characteristics

Table 10. Static characteristics

 T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; $V_{BAT} > V_{V1}$; $V_{BAT} > V_{V2}$; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified.^[1]

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supply; pin	BAT				·	
V _{BAT}	battery supply voltage		4.5	-	28	V
I _{BAT}	battery supply current	$\label{eq:MC} \begin{array}{l} \text{MC} = 00 \; (\text{Standby}; \text{V1 on}, \text{V2 off}) \\ \text{STBCC} = 1 \; (\text{CAN wake-up enabled}) \\ \text{WIC1} = \text{WIC2} = 11 \; (\text{WAKE interrupts} \\ \text{enabled}); \; 7.5 \; \text{V} < \text{V}_{\text{BAT}} < 28 \; \text{V} \; \text{I}_{\text{V1}} = 0 \\ \text{mA}; \; \text{V}_{\text{RSTN}} = \text{V}_{\text{SCSN}} = \text{V}_{\text{V1}} \\ \text{V}_{\text{TXDC}} = \text{V}_{\text{V1}}; \; \text{V}_{\text{SDI}} = \text{V}_{\text{SCK}} = 0 \; \text{V} \end{array}$				
		T _{vj} = -40 °C	-	82	97	μA

High-speed CAN core system basis chip

Table 10. Static characteristics...continued

T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; V_{BAT} > V_{V1} ; V_{BAT} > V_{V2} ; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined	
with respect to ground; positive currents flow in the IC; typical values are given at V _{BAT} = 14 V; unless otherwise specified. ^[1]	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		T _{vj} = 25 °C	-	75	87	μA
		T _{vj} = 150 °C	-	67	79	μA
	S V e	$\label{eq:MC} \begin{array}{l} MC = 01 \; (Sleep; V1 \; off, \; V2 \; off) \\ STBCC = 1 \; (CAN \; wake-up \; enabled) \\ WIC1 = WIC2 = 11 \; (WAKE \; interrupts \\ enabled); \; 7.5 \; V < V_{BAT} < 28 \; V; \; V_{V1} = 0 \\ V \end{array}$				
		T _{vj} = -40 °C	-	59	70	μA
		T _{vj} = 25 °C	-	55	64	μA
		T _{vj} = 150 °C	-	50	57	μA
		contributed by CAN wake-up receiver STBCC = 1; $V_{CANH} = V_{CANL} = 2.5 V$ 5.5 V < V_{BAT} < 28 V	1	6	13	μA
		contributed by WAKEx pin edge detectors; WIC1 = WIC2 = 11 V _{WAKE1} = V _{WAKE2} =V _{BAT}	0	5	10	μA
I _{BAT(add)}	additional battery supply	5.1 V < V _{BAT} < 7.5 V	-	-	50	μA
	current	4.5 V < V _{BAT} < 5.1 V V1 on (5 V version)	-	-	3	mA
		V2 on; MC = 11 V2UIE = 1; I _{V2} = 0 mA	100	-	950	μA
		CAN Active mode (recessive) STBCC = 0; MC = 1x; $V_{TXDC} = V_{V1}$ $I_{CANH} = I_{CANL} = 0 \text{ mA } 5.5 \text{ V} < V_{BAT} < 28 \text{ V}$	-	-	10	mA
		CAN active (dominant) STBCC = 0; MC = 1x; V _{TXDC} = 0 V R _(CANH-CANL) = 45 Ω 5.5 V < V _{BAT} < 28 V	-	-	70	mA
V _{th(det)pon}	power-on detection threshold voltage		4.5	-	5.5	V
V _{th(det)poff}	power-off detection threshold voltage		4.25	-	4.5	V
V _{hys(det)pon}	power-on detection hysteresis voltage		200	-	-	mV
V _{uvd(ctrl)} lext	external current control undervoltage detection voltage		5.9	-	7.5	V
Voltage sour	ce; pin V1					
Vo	output voltage	$V_{O(V1)nom} = 5 V; V_{BAT} = 5.5 V to 28 V$ I _{V1} = -200 mA to -5 mA	4.9	5	5.1	V

High-speed CAN core system basis chip

Table 10. Static characteristics...continued

T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; V_{BAT} > V_{V1} ; V_{BAT} > V_{V2} ; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined
with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified. ^[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{O(V1)nom} = 5 V; V_{BAT} = 5.5 V to 28 V$ $I_{V1} = -250 mA to -200 mA$	4.75	5	5.1	V
		$V_{O(V1)nom} = 5 V$; $V_{BAT} = 5.5 V$ to 5.75 V I _{V1} = -250 mA to -5 mA 150 °C < T _{vj} < 200 °C	4.5	5	5.1	V
		$V_{O(V1)nom} = 5 V$; $V_{BAT} = 5.75 V$ to 28 V I _{V1} = -250 mA to -5 mA 150 °C < T _{vj} < 200 °C	4.85	5	5.1	V
		$V_{O(V1)nom}$ = 3.3 V; V_{BAT} = 4.5 V to 28 V I _{V1} = -250 mA to -5 mA	3.234	3.3	3.366	V
			2.97	3.3	3.366	V
R _(BAT-V1)	resistance between pin BAT and pin V1	$\label{eq:VO(V1)nom} \begin{array}{l} V_{O(V1)nom} = 5 \ V; \ V_{BAT} = 4.5 \ V \ \text{to} \ 5.5 \ V \\ I_{V1} = -250 \ \text{mA} \ \text{to} \ -5 \ \text{mA} \\ \text{regulator} \ \text{in saturation} \end{array}$	-	-	3	Ω
V _{uvd}	undervoltage detection	90 %; V _{O(V1)nom} = 5 V; RTHC = 0	4.5	-	4.75	V
	voltage	90 %; V _{O(V1)nom} = 3.3 V; RTHC = 0	2.97	-	3.135	V
		70 %; V _{O(V1)nom} = 5 V; RTHC = 1	3.5	-	3.75	V
V _{uvr}	undervoltage recovery voltage	90 %; V _{O(V1)nom} = 5 V	4.56	-	4.9	V
		90 %; V _{O(V1)nom} = 3.3 V	3.025	-	3.234	V
I _{O(sc)}	short-circuit output current	I _{VEXCC} = 0 mA	-600	-	-250	mA
Load regulat	ion					
ΔV _{V1}	voltage variation on pin V1	as a function of load current variation V _{BAT} = 5.75 V to 28 V I _{V1} = -250 mA to -5 mA	-	-	25	mV
Line regulati	on					
ΔV _{V1}	voltage variation on pin V1	as a function of supply voltage variation V_{BAT} = 5.5 V to 28 V; I _{V1} = -30 mA	-	-	25	mV
PNP base; p	in VEXCTRL					
O(sc)	short-circuit output current	$V_{VEXCTRL} \ge 4.5 \text{ V}; V_{BAT} = 6 \text{ V} \text{ to } 28 \text{ V}$	3.5	5.8	8	mA
th(act)PNP	PNP activation threshold current	load current increasing; external PNP transistor connected - see <u>Section 6.6.2</u>				
		PDC 0	74	130	191	mA
		PDC 0; T _{vj} = 150 °C	74	85	99	mA
		PDC 1	44	76	114	mA
		PDC 1; T _{vj} = 150 °C	44	50	59	mA
I _{th(deact)} PNP	PNP deactivation threshold current	load current falling; external PNP transistor connected - see Section 6.6.2				

High-speed CAN core system basis chip

Table 10. Static characteristics...continued

 T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; $V_{BAT} > V_{V1}$; $V_{BAT} > V_{V2}$; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified.^[1]

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		PDC 0	40	76	120	mA
		PDC 0; T _{vj} = 150 °C	44	50	59	mA
		PDC 1	11	22	36	mA
		PDC 1; T _{vj} = 150 °C	12	15	18	mA
PNP collect	or; pin VEXCC		I	1		_
V _{th(act)} llim	current limiting activation threshold voltage	measured across resistor connected between pins VEXCC and V1 (see Section 6.6.2) $2.97 V \le V_{V1} \le 5.5 V$ $6 V < V_{BAT} < 28 V$	240	-	330	mV
Voltage sou	rce; pin V2		I			
Vo	output voltage	V _{BAT} = 5.5 V to 28 V I _{V2} = -100 mA to 0 mA	4.75	5	5.25	V
		V _{BAT} = 6 V to 28 V I _{V2} = -120 mA to 0 mA	4.75	5	5.25	V
ΔV_{V2}	voltage variation on pin V2	as a function of supply voltage variation V_{BAT} = 5.5 V to 28 V I_{V2} = -10 mA	-	-	60	mV
		as a function of load current variation; 6 V < V _{BAT} < 28 V I_{V2} = -100 mA to -5 mA	-	-	80	mV
V _{uvd}	undervoltage detection voltage		4.5	-	4.70	V
V _{uvr}	undervoltage recovery voltage		4.55	-	4.75	V
V _{uvhys}	undervoltage hysteresis voltage		20	-	80	mV
I _{O(sc)}	short-circuit output current	V _{V2} = 0 V to 5.5 V	-250	-	-100	mA
Serial peripl	heral interface inputs; pins SDI, S	CK and SCSN	·			
V _{th(sw)}	switching threshold voltage	V _{V1} = 2.97 V to 5.5 V	0.3V _{V1}	-	0.7V _{V1}	V
V _{hys(i)}	input hysteresis voltage	V _{V1} = 2.97 V to 5.5 V	100	-	900	mV
R _{pd(SCK)}	pull-down resistance on pin SCK		50	130	400	kΩ
R _{pu(SCSN)}	pull-up resistance on pin SCSN		50	130	400	kΩ
I _{LI(SDI)}	input leakage current on pin SDI		-5	-	+5	μA
Serial peripl	heral interface data output; pin Sl	DO				
I _{OH}	HIGH-level output current	$V_{SCSN} = 0 V; V_0 = V_{V1} - 0.4 V$ $V_{V1} = 2.97 V \text{ to } 5.5 V$	-30	-	-1.6	mA

High-speed CAN core system basis chip

Table 10. Static characteristics...continued

T_{vi} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; V_{BAT} > V_{V1} ; V_{BAT} > V_{V2} ; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined	
with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified. ^[1]	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{OL}	LOW-level output current	$V_{SCSN} = 0 V; V_{O} = 0.4 V$ $V_{V1} = 2.97 V to 5.5 V$	1.6	-	30	mA
I _{LO}	output leakage current	$V_{SCSN} = V_{V1}; V_O = 0 V \text{ to } V_{V1}$ $V_{V1} = 2.97 V \text{ to } 5.5 V$	-5	-	5	μA
Reset outpu	ut with clamping detection; pin RS	STN				-
I _{ОН}	HIGH-level output current	V _{RSTN} = 0.8V _{V1} V _{V1} = 2.97 V to 5.5 V	-1500	-	-100	μA
I _{OL}	LOW-level output current	strong; $V_{RSTN} = 0.2V_{V1}$ $V_{V1} = 2.97$ V to 5.5 V -40 °C < T _{vj} < 200 °C	4.9	-	40	mA
		weak; V _{RSTN} = 0.8V _{V1} V _{V1} = 2.97 V to 5.5 V -40 °C < T _{vj} < 200 °C	200	-	540	μA
V _{OL}	LOW-level output voltage	V_{V1} = 1 V to 5.5 V pull-up resistor to V _{V1} ≥ 900 Ω -40 °C < T _{vj} < 200 °C; V _{BAT} < 28 V	0	-	0.2V _{V1}	V
		V_{V1} = 2.975 V to 5.5 V pull-up resistor to V1 ≥ 900 Ω -40 °C < T _{vj} < 200 °C	0	-	0.5	V
V _{OH}	HIGH-level output voltage	-40 °C < T _{vj} < 200 °C	0.8V _{V1}	-	V _{V1} + 0.3	V
V _{th(sw)}	switching threshold voltage	V _{V1} = 2.97 V to 5.5 V	0.3V _{V1}	-	0.7V _{V1}	V
V _{hys(i)}	input hysteresis voltage	V _{V1} = 2.97 V to 5.5 V	100	-	900	mV
Interrupt ou	Itput; pin INTN		I			-
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	1.6	-	15	mA
Enable outp	put; pin EN		1	1		
I _{OH}	HIGH-level output current	V _{OH} = V _{V1} - 0. 4 V V _{V1} = 2.97 V to 5.5 V	-20	-	-1.6	mA
I _{OL}	LOW-level output current	V_{OL} = 0.4 V; V_{V1} = 2.97 V to 5.5 V	1.6	-	20	mA
V _{OL}	LOW-level output voltage	I _{OL} = 20 μA; V _{V1} = 1.5 V	-	-	0.4	V
Watchdog	off input; pin WDOFF		I	1		-
V _{th(sw)}	switching threshold voltage	V _{V1} = 2.97 V to 5.5 V	0.3V _{V1}	-	0.7V _{V1}	V
V _{hys(i)}	input hysteresis voltage	V _{V1} = 2.97 V to 5.5 V	100	-	900	mV
R _{pupd}	pull-up/pull-down resistance	V _{V1} = 2.97 V to 5.5 V	5	10	20	kΩ
Wake input	; pin WAKE1, WAKE2	·	1		1	1
V _{th(sw)}	switching threshold voltage		2	-	3.75	V
V _{hys(i)}	input hysteresis voltage		100	-	1000	mV
I _{pu}	pull-up current	V _{WAKE} = 0 V for t < t _{wake}	-2	-	0	μA

High-speed CAN core system basis chip

Table 10. Static characteristics...continued

 T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; $V_{BAT} > V_{V1}$; $V_{BAT} > V_{V2}$; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified.^[1]

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
I _{pd}	pull-down current	V _{WAKE} = V _{BAT} for t < t _{wake}	0	-	2	μA
Limp home ou	tput; pin LIMP		I	1		
I _O	output current	V _{LIMP} = 0.4 V; LHC = 1 T _{vj} = -40 °C to 200 °C	0.8	-	8	mA
Wake bias out	put; pin WBIAS		, I		4	
lo	output current	V _{WBIAS} = 1.4 V	1	-	7	mA
CAN transmit	data input; pin TXDC					
V _{th(sw)}	switching threshold voltage	V _{V1} = 2.97 V to 5.5 V	0.3V _{V1}	-	0.7V _{V1}	V
V _{hys(i)}	input hysteresis voltage	V _{V1} = 2.97 V to 5.5 V	100	-	900	mV
R _{pu}	pull-up resistance		4	12	25	kΩ
CAN receive d	lata output; pin RXDC	-			1	
I _{OH}	HIGH-level output current	CAN Active mode V _{RXDC} = V _{V1} - 0.4 V	-20	-	-1.5	mA
I _{OL}	LOW-level output current	$V_{RXDC} = 0.4 V$	1.6	-	20	mA
R _{pu}	pull-up resistance	MC = 00; Standby mode	4	12	25	kΩ
High-speed C/	AN bus lines; pins CANH and C	ANL			1	
V _{O(dom)}	dominant output voltage	CAN Active mode $V_{V2} = 4.5 \text{ V}$ to 5.5 V; $V_{TXDC} = 0 \text{ V}$ $R_{(CANH-CANL)} = 60 \Omega$				
		pin CANH	2.75	3.5	4.5	V
		pin CANL	0.5	1.5	2.25	V
V _{dom(TX)} sym	transmitter dominant voltage symmetry	$V_{dom(TX)sym} = V_{V2} - V_{CANH} - V_{CANL}$ $R_{(CANH-CANL)} = 60 \ \Omega$	-400	-	+400	mV
V _{O(dif)bus}	bus differential output voltage	CAN Active mode (dominant) $V_{V2} = 4.75 V$ to 5.25 V; $V_{TXDC} = 0 V$ $R_{(CANH-CANL)} = 45 \Omega$ to 65 Ω	1.5	-	3.0	V
		CAN Active mode (recessive) $V_{V2} = 4.5 V \text{ to } 5.5 V; V_{TXDC} = V_{V1}$ $R_{(CANH-CANL)} = \text{no load}$	-50	0	+50	mV
V _{O(rec)}	recessive output voltage	CAN Active mode; V_{V2} = 4.5 V to 5.5 V V _{TXDC} = V _{V1} R _(CANH-CANL) = no load	2	0.5V _{V2}	3	V
		CAN Lowpower/Off mode R _(CANH-CANL) = no load	-0.1	-	+0.1	V
I _{O(dom)}	dominant output current	CAN Active mode $V_{TXDC} = 0 V; V_{V2} = 5 V$				
		pin CANH; V _{CANH} = 0 V	-100	-70	-40	mA
		pin CANL; V _{CANL} = 40 V	40	70	100	mA

High-speed CAN core system basis chip

Table 10. Static characteristics...continued

T_{vi} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; V_{BAT} > V_{V1} ; V_{BAT} > V_{V2} ; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined	
with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified. ^[1]	

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
I _{O(rec)}	recessive output current	$V_{CANL} = V_{CANH} = -27 V \text{ to } 32 V$ $V_{TXDC} = V_{V1}; V_{V2} = 4.5 V \text{ to } 5.5 V$	-3	-	+3	mA
$V_{th(RX)dif}$	differential receiver threshold voltage	CAN Active mode $V_{V2} = 4.5 V \text{ to } 5.5 V$ $-30 V < V_{CANH} < 30 V$ $-30 V < V_{CANL} < 30 V$	0.5	0.7	0.9	V
		CAN Lowpower mode -12 V < V _{CANH} < 12 V -12 V < V _{CANL} < 12 V	0.4	0.7	1.15	V
V _{hys(RX)dif}	differential receiver hysteresis voltage	CAN Active mode $V_{V2} = 4.5 V \text{ to } 5.5 V$ $-30 V < V_{CANH} < 30 V$ $-30 V < V_{CANL} < 30 V$	40	120	400	mV
R _{i(cm)}	common-mode input resistance	CAN Active mode; $V_{V2} = 5 V$ $V_{CANH} = V_{CANL} = 5 V$	9	15	28	kΩ
ΔR _i	input resistance deviation	CAN Active mode; $V_{V2} = 5 V$ $V_{CANH} = V_{CANL} = 5 V$	-1	-	+1	%
R _{i(dif)}	differential input resistance	CAN Active mode; V_{V2} = 5.5 V V _{CANH} = V _{CANL} = -35 V to +35 V	19	30	52	kΩ
C _{i(cm)}	common-mode input capacitance	CAN Active mode; not tested	-	-	20	pF
C _{i(dif)}	differential input capacitance	CAN Active mode; not tested	-	-	10	pF
ILI	input leakage current	$V_{BAT} = 0 V; V_{V2} = 0 V$ $V_{CANH} = V_{CANL} = 5 V$	-5	-	+5	μA
CAN bus co	ommon mode stabilization output;	pin SPLIT				
Vo	output voltage	CAN Active mode V_{V2} = 4.5 V to 5.5 V I_{SPLIT} = -500 µA to 500 µA	0.3V _{V2}	0.5V _{V2}	0.7V _{V2}	V
		CAN Active mode V_{V2} = 4.5 V to 5.5 V; $R_L \ge 1 M\Omega$	0.45 × V _{V2}	0.5 × V _{V2}	0.55 × V _{V2}	V
IL	leakage current	CAN Lowpower/Off mode or Active mode with $V_{V2} < 4.5 V$ $V_{SPLIT} = -30 V$ to + 30 V	-5	-	+5	μΑ
Temperatur	e protection	·				
T _{th(act)otp}	overtemperature protection activation threshold temperature		165	180	200	°C
T _{th(rel)otp}	overtemperature protection release threshold temperature		126	138	150	°C

Product data sheet

[1] All parameters are guaranteed over the junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage ranges.

10 Dynamic characteristics

Table 11. Dynamic characteristics

 T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; $V_{BAT} > V_{V1}$; $V_{BAT} > V_{V2}$; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified. [1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Voltage sour	ce; pin V1		I			
t _{d(uvd)}	undervoltage detection delay time	V _{V1} falling; dV _{V1} /dt = 0.1 V/µs	7	-	23	μs
t _{det(CL)L}	LOW-level clamping detection time	V _{V1} < 0.9V _{O(V1)nom} ; V1 active V _{WDOFF} = 0 V (WD versions only)	95	-	140	ms
Voltage sour	ce; pin V2		i			
t _{d(uvd)}	undervoltage detection delay time	V _{V2} falling, dV _{V2} /dt = 0.1 V/us	7	-	23	μs
Serial periph	eral interface timing; pins SCSN, SC	CK, SDI and SDO; see <u>Figure 14</u>	L		-!	
t _{cy(clk)}	clock cycle time	V _{V1} = 2.97 V to 5.5 V	320	-	-	ns
t _{SPILEAD}	SPI enable lead time	V_{V1} = 2.97 V to 5.5 V; clock is LOW when SPI select falls	110	-	-	ns
t _{SPILAG}	SPI enable lag time	V_{V1} = 2.97 V to 5.5 V; clock is LOW when SPI select rises	140	-	-	ns
t _{clk(H)}	clock HIGH time	V _{V1} = 2.97 V to 5.5 V	160	-	-	ns
t _{clk(L)}	clock LOW time	V _{V1} = 2.97 V to 5.5 V	160	-	-	ns
t _{su(D)}	data input set-up time	V _{V1} = 2.97 V to 5.5 V	0	-	-	ns
t _{h(D)}	data input hold time	V _{V1} = 2.97 V to 5.5 V	80	-	-	ns
t _{v(Q)}	data output valid time	pin SDO; V _{V1} = 2.97 V to 5.5 V C _L = 100 pF	-	-	110	ns
t _{WH(S)}	chip select pulse width HIGH	V _{V1} = 2.97 V to 5.5 V	20	-	-	ns
Reset output	;; pin RSTN		i			
t _{w(rst)}	reset pulse width	long; $R_{pu(RSTN)} > 25 k\Omega$	20	-	25	ms
		short; $R_{pu(RSTN)}$ = 900 Ω to 1100 Ω	3.1	-	5	ms
t _{det(CL)L}			95	-	140	ms
t _{fltr}	filter time		7	-	18	μs
Watchdog off	f input; pin WDOFF			·		
t _{fltr}	filter time		0.9	-	2.3	ms
Wake input;	pin WAKE1, WAKE2				<u>.</u>	·
t _{wake}	wake-up time		10	-	40	μs
t _{d(po)}	power-on delay time		113	-	278	μs

UJA1076A Product data sheet

Table 11. Dynamic characteristics...continued

 T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; $V_{BAT} > V_{V1}$; $V_{BAT} > V_{V2}$; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified. [1]

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
CAN transceiver	timing; pins CANH, CANL, TXE)C and RXDC; see <u>Figure 13</u> and <u>Figure 1</u>	<u>5</u>			
t _{d(TXDCH-RXDCH)}	delay time from TXDC HIGH to RXDC HIGH		60	-	235	ns
t _{d(TXDCL-RXDCL)}	delay time from TXDC LOW to RXDC LOW	50 % V_{TXDC} to 50 % V_{RXDC} $V_{V2} = 4.5$ V to 5.5 V $R_{(CANH-CANL)} = 60 \Omega$ $C_{(CANH-CANL)} = 100 \text{ pF}$ $C_{RXDC} = 15 \text{ pF}; f_{TXDC} = 250 \text{ kHz}$	60	-	235	ns
t _{d(TXDC-busdom)}	delay time from TXDC to bus dominant	$V_{V2} = 4.5 V \text{ to } 5.5 V$ $R_{(CANH-CANL)} = 60 \Omega$ $C_{(CANH-CANL)} = 100 \text{ pF}$	-	70	-	ns
t _{d(TXDC-busrec)}	delay time from TXDC to bus recessive	$V_{V2} = 4.5 V \text{ to } 5.5 V$ $R_{(CANH-CANL)} = 60 \Omega$ $C_{(CANH-CANL)} = 100 \text{ pF}$	-	90	-	ns
t _{d(busdom} -RXDC)	delay time from bus dominant to RXDC	$V_{V2} = 4.5 V \text{ to } 5.5 V$ $R_{(CANH-CANL)} = 60 \Omega$ $C_{(CANH-CANL)} = 100 \text{ pF}$ $C_{RXDC} = 15 \text{ pF}$	-	75	-	ns
t _{d(busrec} -RXDC)	delay time from bus recessive to RXDC	$V_{V2} = 4.5 V \text{ to } 5.5 V$ $R_{(CANH-CANL)} = 60 \Omega$ $C_{(CANH-CANL)} = 100 \text{ pF}$ $C_{RXDC} = 15 \text{ pF}$	-	95	-	ns
Bus wake-up tim	ing; pins CANH and CANL; see	Figure 9				
t _{wake(busdom)} min	minimum bus dominant wake- up time	first pulse (after first recessive) for wake-up on pins CANH and CANL Sleep mode	0.5	-	3	μs
		second pulse for wake-up on pins CANH and CANL	0.5	-	3	μs
t _{wake(busrec)} min	minimum bus recessive wake-up time	first pulse for wake-up on pins CANH and CANL; Sleep mode	0.5	-	3	μs
		second pulse (after first dominant) for wake-up on pins CANH and CANL	0.5	-	3	μs
t _{to(wake)}	wake-up time-out time	between wake-up and confirm messages; Sleep mode	0.4	-	1.2	ms
$t_{to(dom)TXDC}$	TXDC dominant time-out time	CAN online; V_{V2} = 4.5 V to 5.5 V V _{TXDC} = 0 V	1.8	-	4.5	ms
Wake bias outpu	it; pin WBIAS	·				
t _{WBIASL}	WBIAS LOW time		227	-	278	μs

All information provided in this document is subject to legal disclaimers.

Table 11. Dynamic characteristics...continued

 T_{vj} = -40 °C to +150 °C; V_{BAT} = 4.5 V to 28 V; $V_{BAT} > V_{V1}$; $V_{BAT} > V_{V2}$; $R_{(CANH-CANL)}$ = 45 Ω to 65 Ω ; all voltages are defined with respect to ground; positive currents flow in the IC; typical values are given at V_{BAT} = 14 V; unless otherwise specified. [1]

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
t _{cy}	cycle time	WBC = 1		58.1	-	71.2	ms
		WBC = 0		14.5	-	17.8	ms
Watchdog							
t _{trig(wd)1}	watchdog trigger time 1	Normal mode watchdog Window mode only	[2]	0.45 × NWP ^[3]	-	0.555 × NWP ^[3]	ms
t _{trig(wd)2}	watchdog trigger time 2	Normal, Standby and Sleep modes watchdog Window mode only	[4]	0.9 × NWP ^[3]	-	1.11 × NWP ^[3]	ms
Oscillator							
f _{osc}	oscillator frequency			460.8	512	563.2	kHz


[1] All parameters are guaranteed over the junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage ranges.


[2] A system reset will be performed if the watchdog is in Window mode and is triggered less than t_{trig(wd)1} after the start of the watchdog period (or in the first half of the watchdog period).

[3] The nominal watchdog period is programmed via the NWP control bits in the WD_and_Status register (see Table 4); valid in watchdog Window mode only.

[4] The watchdog will be reset if it is in window mode and is triggered at least t_{trig(wd)1}, but not more than t_{trig(wd)2}, after the start of the watchdog period (or in the second half of the watchdog period). A system reset will be performed if the watchdog is triggered more than t_{trig(wd)2} after the start of the watchdog period (watchdog overflows).

High-speed CAN core system basis chip






11 Application information

Further information on the application of the UJA107xA can be found in the NXP AH1002 Application Hints - Core System Basis Chip UJA107xA.


12 Test information



12.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100 Rev-G - Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

13 Package outline



UJA1076A Product data sheet

14 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- · Lead-free soldering versus SnPb soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 17) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board

• Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 12</u> and <u>Table 13</u>

Tabl	e 12.	SnPb	eutectio	; proce	SS	(fro	m J-STD-0)20D)	
	-				_				


Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm ³)			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		

Table 13. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperatur	Package reflow temperature (°C)			
	Volume (mm ³)	Volume (mm³)			
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 17.



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

UJA1076A Product data sheet

15 Revision history

Document ID	Release date	Description
UJA1076A v.3.0	10 December 2024	 Product data sheet Modifications: Table 1: device type numbers revised Figure 1: pin VEXCC changed to input Table 2: 'Type' column and table notes added (table note 2 replaces original text below table) Section 6: added footnote 1 Section 6.5.1: text amended 900 Ω changed to 1000 Ω (typo) Section 6.6.2: text of 3rd and 6th paragraphs revised Section 6.6.2, Table 5 (bit PDC): text and Figure 7, Figure 8 revised Table 9: thermal characteristics revised Table 10: table note 1 added Table 11: table note 1 added Section 11 added Section 12.1: AEC-Q100 reference clarified Legal information: 'Suitability for use in automotive applications' updated
UJA1076A v.2.0	28 January 2011	Product data sheet
UJA1076A v.1.0	9 July 2010	Product data sheet; initial version

Table 14. Revision history

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>https://www.nxp.com</u>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

High-speed CAN core system basis chip

Suitability for use in automotive applications - This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

High-speed CAN core system basis chip

Contents

1	General description1
2	Features and benefits2
2.1	General2
2.2	CAN transceiver
2.3	Power management2
2.4	Control and diagnostic features2
2.5	Voltage regulators
3	Ordering information3
4	Block diagram4
5	Pinning information5
5.1	Pinning
5.2	Pin description5
6	Functional description6
6.1	System Controller
6.1.1	Introduction7
6.1.2	Off mode7
6.1.3	Standby mode7
6.1.4	Normal mode9
6.1.5	Sleep mode
6.1.6	Overtemp mode9
6.2	SPI
6.2.1	Introduction
6.2.2	Register map
6.2.3	WD_and_Status register
6.2.4	Mode_Control register
6.2.5	Int_Control register
6.2.6	Int_Status register
6.3	On-chip oscillator
6.4	Watchdog (variants with suffix W)
6.4.1	Watchdog Window behavior
6.4.2	Watchdog Timeout behavior
6.4.3	Watchdog Off behavior
6.5	System reset
6.5.1	RSTN pin
6.5.2	EN output
6.5.3	LIMP output
6.6	Power supplies
6.6.1	Battery pin (BAT)
6.6.2	
6.6.3	Voltage regulator V1
6.7	Voltage regulator V2
6.7.1	CAN transceiver
	CAN operating modes
6.7.1.1	Active mode
6.7.1.2	Lowpower/Off modes
6.7.2	Split circuit
6.7.3	Fail-safe features
6.7.3.1	TXDC dominant time-out function
6.7.3.2	Pull-up on TXDC pin
6.8	Local wake-up input
6.9	Interrupt output
6.10	Temperature protection
7	Limiting values
8	Thermal characteristics 25

9	Static characteristics	25
10	Dynamic characteristics	32
11	Application information	
12	Test information	
12.1	Quality information	36
13	Package outline	
14	Soldering of SMD packages	38
14.1	Introduction to soldering	
14.2	Wave and reflow soldering	
14.3	Wave soldering	
14.4	Reflow soldering	
15	Revision history	
	Legal information	41

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

Document feedback

For more information, please visit: https://www.nxp.com

Date of release: 10 December 2024 Document identifier: UJA1076A