

# EFR32BG13 Blue Gecko *Bluetooth*® Low Energy SoC Family Data Sheet



The Blue Gecko Bluetooth Low Energy family of SoCs is part of the Wireless Gecko portfolio. Blue Gecko SoCs are ideal for enabling energy-friendly Bluetooth 5 networking for IoT devices.


The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable power amplifier, an integrated balun and no-compromise MCU features.

Blue Gecko applications include:

- · IoT Sensors and End Devices
- · Health and Wellness
- · Home and Building Automation
- Accessories
- · Human Interface Devices
- Metering
- · Commercial and Retail Lighting and Sensing

#### KEY FEATURES

- 32-bit ARM® Cortex®-M4 core with 40 MHz maximum operating frequency
- Up to 512 kB of flash and 64 kB of RAM
- Pin-compatible with EFR32BG1 devices (exceptions apply for 5V-tolerant pins)
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator and True Random Number Generator
- Precision Low Frequency Oscillator meets BLE Sleep Clock accuracy requirements over the entire operating range
- Integrated PA with up to 19 dBm (2.4 GHz) or 20 dBm (Sub-GHz) tx power
- Integrated balun for 2.4 GHz
- · Robust peripheral set and up to 31 GPIO



# 1. Feature List

The EFR32BG13 highlighted features are listed below.

- Low Power Wireless System-on-Chip.
  - High Performance 32-bit 40 MHz ARM Cortex<sup>®</sup>-M4 with DSP instruction and floating-point unit for efficient signal processing
  - · Embedded Trace Macrocell (ETM) for advanced debugging
  - Up to 512 kB flash program memory
  - Up to 64 kB RAM data memory
  - · 2.4 GHz and Sub-GHz radio operation
  - TX power up to 19 dBm for 2.4 GHz and 20 dBm for Sub-GHz

# Low Energy Consumption

- 9.5 mA RX current at 2.4 GHz (1 Mbps GFSK)
- 10.2 mA RX current at 2.4 GHz (250 kbps O-QPSK DSSS)
- · 8.5 mA TX current @ 0 dBm output power at 2.4 GHz
- 70 µA/MHz in Active Mode (EM0)
- 1.4 µA EM2 DeepSleep current (64 kB RAM retention and RTCC running from LFXO)
- 1.3 µA EM2 DeepSleep current (16 kB RAM retention and RTCC running from LFRCO)
- Wake on Radio with signal strength detection, preamble pattern detection, frame detection and timeout

# High Receiver Performance

- · -103.3 dBm sensitivity @ 125 kbit/s GFSK
- · -95.8 dBm sensitivity @ 1 Mbit/s GFSK
- -91.5 dBm sensitivity @ 2 Mbit/s GFSK
- 102.7 dBm sensitivity @ 250 kbps O-QPSK DSSS

# Supported Modulation Formats

- GFSK
- 2-FSK / 4-FSK with fully configurable shaping
- Shaped OQPSK / (G)MSK
- Configurable DSSS and FEC
- BPSK / DBPSK TX (OPNs supporting Sub-GHz)
- OOK / ASK (OPNs supporting Sub-GHz)

# Supported Protocols:

- Bluetooth® Low Energy (Bluetooth 5)
- Proprietary Protocols
- Wireless M-Bus (OPNs supporting Sub-GHz)
- Low Power Wide Area Networks (OPNs supporting Sub-GHz)

#### Support for Internet Security


- General Purpose CRC
- True Random Number Generator (TRNG)
- 2 × Hardware Cryptographic Accelerators (CRYPTO) for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC

- · Wide selection of MCU peripherals
  - 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
  - 2×Analog Comparator (ACMP)
  - 2×Digital to Analog Converter (VDAC)
  - 3×Operational Amplifier (Opamp)
  - Digital to Analog Current Converter (IDAC)
  - Low-Energy Sensor Interface (LESENSE)
  - · Multi-channel Capacitive Sense Interface (CSEN)
  - Up to 31 pins connected to analog channels (APORT) shared between analog peripherals
  - Up to 31 General Purpose I/O pins with output state retention and asynchronous interrupts
  - 8 Channel DMA Controller
  - 12 Channel Peripheral Reflex System (PRS)
  - 2×16-bit Timer/Counter
    - 3 + 4 Compare/Capture/PWM channels
  - 1×32-bit Timer/Counter
    - 3 + 4 Compare/Capture/PWM channels
  - 32-bit Real Time Counter and Calendar
  - · 16-bit Low Energy Timer for waveform generation
  - 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
  - · 16-bit Pulse Counter with asynchronous operation
  - · 2×Watchdog Timer with dedicated RC oscillator
  - 3×Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I<sup>2</sup>S)
  - Low Energy UART (LEUART<sup>™</sup>)
  - 2×I<sup>2</sup>C interface with SMBus support and address recognition in EM3 Stop
- Wide Operating Range
  - 1.8 V to 3.8 V single power supply
  - Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
  - -40 °C to 85 °C
- QFN48 7x7 mm Package

# 2. Ordering Information

Ordering Code	Protocol Stack	Frequency Band @ Max TX Power	Flash (kB)	RAM (kB)	GPIO	Package
EFR32BG13P733F512GM48-B	<ul><li>Bluetooth Low Energy</li><li>Proprietary</li></ul>	<ul> <li>2.4 GHz @ 19 dBm</li> <li>Sub-GHz @ 20 dBm</li> </ul>	512	64	28	QFN48
EFR32BG13P732F512GM48-B	<ul><li>Bluetooth Low Energy</li><li>Proprietary</li></ul>	2.4 GHz @ 19 dBm	512	64	31	QFN48
EFR32BG13P632F512GM48-B	<ul><li>Bluetooth Low Energy</li><li>Proprietary</li></ul>	2.4 GHz @ 10 dBm	512	64	31	QFN48
EFR32BG13P532F512GM48-B	<ul><li>Bluetooth Low Energy</li><li>Proprietary</li></ul>	2.4 GHz @ 0 dBm	512	64	31	QFN48







# **Table of Contents**

1.	Feature List	. 2
2.	Ordering Information	. 3
3.	System Overview	. 7
	3.1 Introduction	. 7
	3.2 Radio	. 7
	3.2.1 Antenna Interface	
	3.2.2 Fractional-N Frequency Synthesizer	. 8
	3.2.3 Receiver Architecture	. 8
	3.2.4 Transmitter Architecture	
	3.2.5 Wake on Radio	
	3.2.6 RFSENSE	
	3.2.7 Flexible Frame Handling	
	3.2.8 Packet and State Trace	
	3.2.9 Data Buffering.	
	3.2.10 Radio Controller (RAC)	
	3.2.11 Random Number Generator	
	3.3 Power	
	3.3.1 Energy Management Unit (EMU)	
	3.3.2 DC-DC Converter	
	3.3.3 Power Domains	.11
	3.4 General Purpose Input/Output (GPIO)	.11
	3.5 Clocking	.12
	3.5.1 Clock Management Unit (CMU)	.12
	3.5.2 Internal and External Oscillators.	.12
	3.6 Counters/Timers and PWM	.12
	3.6.1 Timer/Counter (TIMER)	
	3.6.2 Wide Timer/Counter (WTIMER)	
	3.6.3 Real Time Counter and Calendar (RTCC)	.12
	3.6.4 Low Energy Timer (LETIMER)	.13
	3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)	.13
	3.6.6 Pulse Counter (PCNT)	.13
	3.6.7 Watchdog Timer (WDOG)	.13
	3.7 Communications and Other Digital Peripherals	.13
	3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART).	
	3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART).	
	3.7.3 Inter-Integrated Circuit Interface (I <sup>2</sup> C)	.13
	3.7.4 Peripheral Reflex System (PRS)	.13
	3.7.5 Low Energy Sensor Interface (LESENSE)	
	3.8 Security Features.	
	3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)	
	3.8.2 Crypto Accelerator (CRYPTO)	
	3.8.3 True Random Number Generator (TRNG)	
	3.8.4 Security Management Unit (SMU)	

	3.9 Analog	14
	3.9.1 Analog Port (APORT)	
	3.9.2 Analog Comparator (ACMP)	
	3.9.3 Analog to Digital Converter (ADC)	
	3.9.4 Capacitive Sense (CSEN).	
	3.9.5 Digital to Analog Current Converter (IDAC)	
	3.9.6 Digital to Analog Converter (VDAC)	
	3.9.7 Operational Amplifiers	15
	3.10 Reset Management Unit (RMU)	
	3.11 Core and Memory	15
	3.11.1 Processor Core	15
	3.11.2 Memory System Controller (MSC)	16
	3.11.3 Linked Direct Memory Access Controller (LDMA)	16
	3.12 Memory Map	17
	3.13 Configuration Summary	18
4.	Electrical Specifications	19
	4.1 Electrical Characteristics	10
	4.1.1 Absolute Maximum Ratings	
	Ū Ū	
	4.1.2 Operating Conditions	
	4.1.3 Thermal Characteristics	
	4.1.4 DC-DC Converter	
	4.1.5 Current Consumption	
	4.1.6 Wake Up Times	
	4.1.7 Brown Out Detector (BOD)	
	4.1.8 Frequency Synthesizer.	
	4.1.9 2.4 GHz RF Transceiver Characteristics	37
	4.1.10 Sub-GHz RF Transceiver Characteristics	53
	4.1.11 Modem	76
	4.1.12 Oscillators	77
	4.1.13 Flash Memory Characteristics	82
	4.1.14 General-Purpose I/O (GPIO)	
	4.1.15 Voltage Monitor (VMON).	
	4.1.16 Analog to Digital Converter (ADC)	
	4.1.17 Analog Comparator (ACMP)	
	4.1.18 Digital to Analog Converter (VDAC)	
	4.1.19 Current Digital to Analog Converter (IDAC)	
	4.1.20 Capacitive Sense (CSEN)	
	4.1.21 Operational Amplifier (OPAMP)	
	4.1.22 Pulse Counter (PCNT)	
	4.1.23 Analog Port (APORT)	
	4.1.24 I2C	
	4.1.25 USART SPI	05
	4.2 Typical Performance Curves	06
	4.2.1 Supply Current	07
	4.2.2 DC-DC Converter	
	4.2.3 2.4 GHz Radio	

5.	Typical Connection Diagrams
	5.1 Power
	5.2 RF Matching Networks
	5.3 Other Connections
6.	Pin Definitions
	6.1 QFN48 2.4 GHz and Sub-GHz Device Pinout
	6.2 QFN48 2.4 GHz Device Pinout
	6.3 GPIO Functionality Table
	6.4 Alternate Functionality Overview
	6.5 Analog Port (APORT) Client Maps
7.	QFN48 Package Specifications.
	7.1 QFN48 Package Dimensions
	7.2 QFN48 PCB Land Pattern
	7.3 QFN48 Package Marking
8.	Revision History
	8.1 Revision 0.5
	8.2 Revision 0.1

# 3. System Overview

#### 3.1 Introduction

The EFR32 product family combines an energy-friendly MCU with a highly integrated radio transceiver. The devices are well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32xG13 Reference Manual.

A block diagram of the EFR32BG13 family is shown in Figure 3.1 Detailed EFR32BG13 Block Diagram on page 7. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.




Figure 3.1. Detailed EFR32BG13 Block Diagram

#### 3.2 Radio

The Blue Gecko family features a radio transceiver supporting Bluetooth Low Energy<sup>®</sup> and proprietary short range wireless protocols.

#### 3.2.1 Antenna Interface

The EFR32BG13 family includes devices which support both single-band and dual-band RF communication over separate physical RF interfaces.

The 2.4 GHz antenna interface consists of two pins (2G4RF\_IOP and 2G4RF\_ION) that interface directly to the on-chip BALUN. The 2G4RF ION pin should be grounded externally.

The sub-GHz antenna interface consists of a differential transmit interface (pins SUBGRF\_OP and SUBGRF\_ON) and a differential receive interface (pinsSUBGRF\_IP and SUBGRF\_IN).

The external components and power supply connections for the antenna interface typical applications are shown in the RF Matching Networks section.

#### 3.2.2 Fractional-N Frequency Synthesizer

The EFR32BG13 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency used by the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance combined with frequency resolution better than 100 Hz, with low energy consumption. The synthesizer has fast frequency settling which allows very short receiver and transmitter wake up times to optimize system energy consumption.

#### 3.2.3 Receiver Architecture

The EFR32BG13 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer, employing a crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance. The 2.4 GHz radio is calibrated at production to improve image rejection performance. The sub-GHz radio can be calibrated on-demand by the user for the desired frequency band.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

The EFR32BG13 features integrated support for antenna diversity to improve link budget for 802.15.4 DSSS-OQPSK PHY configuration in the 2.4GHz band, using complementary control outputs to an external switch. Internal configurable hardware controls automatic switching between antennae during RF receive detection operations.

#### 3.2.4 Transmitter Architecture

The EFR32BG13 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32BG13. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

#### 3.2.5 Wake on Radio

The Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, using a subsystem of the EFR32BG13 including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripherals.

#### 3.2.6 RFSENSE

The RFSENSE module generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing true RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.

RFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy consumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by enabling normal RF reception.

Various strategies for optimizing power consumption and system response time in presence of false alarms may be employed using available timer peripherals.

#### 3.2.7 Flexible Frame Handling

EFR32BG13 has an extensive and flexible frame handling support for easy implementation of even complex communication protocols. The Frame Controller (FRC) supports all low level and timing critical tasks together with the Radio Controller and Modulator/Demodulator:

- Highly adjustable preamble length
- · Up to 2 simultaneous synchronization words, each up to 32 bits and providing separate interrupts
- · Frame disassembly and address matching (filtering) to accept or reject frames
- Automatic ACK frame assembly and transmission
- Fully flexible CRC generation and verification:
  - Multiple CRC values can be embedded in a single frame
  - 8, 16, 24 or 32-bit CRC value
  - · Configurable CRC bit and byte ordering
- · Selectable bit-ordering (least significant or most significant bit first)
- Optional data whitening
- Optional Forward Error Correction (FEC), including convolutional encoding / decoding and block encoding / decoding
- · Half rate convolutional encoder and decoder with constraint lengths from 2 to 7 and optional puncturing
- · Optional symbol interleaving, typically used in combination with FEC
- · Symbol coding, such as Manchester or DSSS, or biphase space encoding using FEC hardware
- · UART encoding over air, with start and stop bit insertion / removal
- · Test mode support, such as modulated or unmodulated carrier output
- · Received frame timestamping

#### 3.2.8 Packet and State Trace

The EFR32BG13 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- · Non-intrusive trace of transmit data, receive data and state information
- · Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- · Multiplexed transmitted data, received data and state / meta information in a single serial data stream

#### 3.2.9 Data Buffering

The EFR32BG13 features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

#### 3.2.10 Radio Controller (RAC)

The Radio Controller controls the top level state of the radio subsystem in the EFR32BG13. It performs the following tasks:

- · Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- · Run-time calibration of receiver, transmitter and frequency synthesizer
- · Detailed frame transmission timing, including optional LBT or CSMA-CA

#### 3.2.11 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

#### 3.3 Power

The EFR32BG13 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFR32BG13 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

#### 3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

#### 3.3.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Patented RF noise mitigation allows operation of the DC-DC converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

#### 3.3.3 Power Domains

The EFR32BG13 has two peripheral power domains for operation in EM2 and lower. If all of the peripherals in a peripheral power domain are configured as unused, the power domain for that group will be powered off in the low-power mode, reducing the overall current consumption of the device.

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	CSEN
ADC0	VDAC0
LETIMER0	LEUART0
LESENSE	12C0
APORT	I2C1
-	IDAC

#### Table 3.1. Peripheral Power Subdomains

# 3.4 General Purpose Input/Output (GPIO)

EFR32BG13 has up to 31 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

#### 3.5 Clocking

#### 3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFR32BG13. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

#### 3.5.2 Internal and External Oscillators

The EFR32BG13 supports two crystal oscillators and fully integrates five RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire Viewer port with a wide frequency range.
- An integrated low frequency precision 32.768 kHz RC oscillator (PLFRCO) can be used as a timing reference in low energy modes, with 500 ppm accuracy.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) for low power operation where high accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

#### 3.6 Counters/Timers and PWM

#### 3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER\_0 only.

#### 3.6.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER\_0 only.

#### 3.6.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

A secondary RTC is used by the RF protocol stack for event scheduling, leaving the primary RTCC block available exclusively for application software.

#### 3.6.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

#### 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

#### 3.6.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn\_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

#### 3.6.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

#### 3.7 Communications and Other Digital Peripherals

#### 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I<sup>2</sup>S

#### 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup> provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

#### 3.7.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I<sup>2</sup>C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

#### 3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

#### 3.7.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSE<sup>TM</sup> is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

#### 3.8 Security Features

#### 3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

#### 3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2<sup>m</sup>), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO1 block is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention.

CRYPTO also provides trigger signals for DMA read and write operations.

#### 3.8.3 True Random Number Generator (TRNG)

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

#### 3.8.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

#### 3.9 Analog

#### 3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

#### 3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

#### 3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

#### 3.9.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

#### 3.9.5 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05  $\mu$ A and 64  $\mu$ A with several ranges consisting of various step sizes.

#### 3.9.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

#### 3.9.7 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

#### 3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFR32BG13. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

#### 3.11 Core and Memory

#### 3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Up to 512 kB flash program memory
- Up to 64 kB RAM data memory
- Configuration and event handling of all modules
- 2-pin Serial-Wire debug interface

#### 3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

#### 3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling so-phisticated operations to be implemented.

# 3.12 Memory Map

The EFR32BG13 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.

	0xfffffffe			
	0×e0100000			
CM4 Peripherals	0xe00fffff			
	0xe0000000			
	0xdfffffff			
	0×460f0400			
CRYPTO0 (bit set)	0x460f03ff			
	0×460f0000			
Peripherals (bit set)	0x460effff			0xe010000
Tempherula (bie see)	0×46000000	N	CM4 ROM Table	0xe00ff000
	0x45ffffff			
	0×440f0400		ETM	0xe004200
CRYPTO0 (bit clear)	0x440f03ff		TPIU	0xe004100
CRIFIOD (bit clear)	0×440f0000		TPIO	0xe004000
Peripherals (bit clear)	0x440effff	$\mathbf{X}$		0xe000f000
Peripherals (bit clear)	0×44000000		System Control Space	
	0x43ffffff			0xe000e000
	0x43e08000		FPB	0xe000300
CRYPTO0 (bit-band)	0x43e07fff			0xe000200
CRIPTOD (bit-balld)	0x43e00000		DWT	0xe000100
Peripherals (bit-band)	0x43dfffff		TM	
Peripherals (bit-band)	0x42000000			0xe000000
	0x41ffffff			
	0x400f0400	/		
CRYPTO0	0x400f03ff			0×1001080
CRIPIOU	0x400f0000		RAM2 (code space)	
Peripherals	0x400effff		(code space)	0×1001000
Peripherals	0×40000000		RAM1	0,1001000
	0x3fffffff	/	(code space)	
	0x22800000			0×1000800
SRAM (bit-band)	0x227fffff		RAMO	
SRAM (bit-band)	0x22000000		(code space)	0×1000000
	0x21ffffff			
	0×20010800		Chip config	0x0fe08400
RAM2	0x200107ff		chip coning	0x0fe08000
(data space)	0x20010000			0x0fe04800
RAM1	0x2000ffff		Lock bits	
(data space)	0×20008000			0x0fe04000
RAMO	0x20007fff		User Data	0x0fe00800
(data space)	0×20000000	/	User Data	0x0fe00000
	0x1fffffff			0x0008000
				0x0008000
Code			Flash (512 KB)	1
			• •	1
	0×00000000			1
				0x00000000

#### Figure 3.2. EFR32BG13 Memory Map — Core Peripherals and Code Space

r i		T.		0xfffffffe
0x400e6400 0x400e6000	PRS			0xe0100000
0x400e5400	RMU			0xe0100000
0x400e5000 0x400e4400			CM4 Peripherals	0xe0000000
0x400e4000	СМО			0xdfffffff
0x400e3400 0x400e3000	EMU			0x460f0400
0x400e2000	LDMA			0x460f03ff
0x400e1400	FPUEH		CRYPTO0 (bit set)	0x460f0000
0x400e1000 0x400e0800				0x460effff
0x400e0000	MSC		Peripherals (bit set)	0×46000000
0x40088400 0x40088000	RFSENSE			0x45ffffff
0x40087400	AGC			0x440f0400
0x40087000 0x40086800			CRYPTO0 (bit clear)	0x440f03ff
0x40086000	MODEM		CIVIT TOO (bit clear)	0×440f0000
0x40085400 0x40085000	PROTIMER		Peripherals (bit clear)	0x440effff
0x40083000 0x40084400	RAC		r enpiterais (bit cicar)	0x44000000
0x40084000 0x40083400	RAC			0x43ffffff
0x40083400 0x40083000	SYNTH			0x43e08000
0x40082400	CRC		CRYPTO0 (bit-band)	0x43e07fff
0x40082000 0x40081400			,	0x43e00000
0x40081000	BUFC		Peripherals (bit-band)	0x43dfffff
0x40080400 0x40080000	FRC		• • •	0x42000000
0x40022400	SMU			0x41ffffff 0x400f0400
0x40022000 0x4001f400		· · · · ·		0x40010400
0x4001f000	CSEN		CRYPTO0	0x400f0000
0x4001e400 0x4001e000	CRYOTIMER	, v		0x400r0000
0x4001e000	TRUCO		Peripherals	0x40000000
0x4001d000	TRNG0	1		0x3fffffff
0x4001c400 0x4001c000	GPCRC			0x22800000
0x4001a400	WTIMERO			0x227fffff
0x4001a000 0x40018800			SRAM (bit-band)	0x22000000
0x40018400	TIMER1			0x21ffffff
0x40018000 0x40010c00		1		0×20010800
0x40010800	USART2 USART1		RAM2	0x200107ff
0x40010400 0x40010000	USARTO		(data space)	0×20010000
0x4000c800	2C1		RAM1	0x2000ffff
0x4000c400 0x4000c000	1200		(data space)	0×20008000
0x4000b000	GPIO		RAM0	0x20007fff
0x4000a000 0x40008400	GPIO	1	(data space)	0×20000000
0x40008400 0x40008000	VDAC0			0x1fffffff
0x40006400	DAC0			
0x40006000 0x40002400			Code	
0x40002000	ADC0			
0x40000800 0x40000400	ACMP1			000000000
0x40000000	ACMP0			0×00000000

# Figure 3.3. EFR32BG13 Memory Map — Peripherals

# 3.13 Configuration Summary

The features of the EFR32BG13 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

# Table 3.2. Configuration Summary

Module	Configuration	Pin Connections
USART0	IrDA SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	IrDA I <sup>2</sup> S SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	IrDA SmartCard	US2_TX, US2_RX, US2_CLK, US2_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]

# 4. Electrical Specifications

#### 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T<sub>AMB</sub>=25 °C and V<sub>DD</sub>= 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω source or load.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

#### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

#### Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Storage temperature range	T <sub>STG</sub>		-50		150	°C
Voltage on any supply pin	V <sub>DDMAX</sub>		-0.3		3.8	V
Voltage ramp rate on any supply pin	V <sub>DDRAMPMAX</sub>		_		1	V / µs
DC voltage on any GPIO pin	V <sub>DIGPIN</sub>	5V tolerant GPIO pins <sup>1</sup>	-0.3	_	Min of 5.25 and IOVDD +2	V
		Non-5V tolerant GPIO pins	-0.3		and IOVDD	V
Voltage on HFXO pins	V <sub>HFXOPIN</sub>		-0.3		1.4	V
Input RF level on pins 2G4RF_IOP and 2G4RF_ION	P <sub>RFMAX2G4</sub>		_	_	10	dBm
Voltage differential between RF pins (2G4RF_IOP - 2G4RF_ION)	V <sub>MAXDIFF2G4</sub>		-50	—	50	mV
Absolute voltage on RF pins 2G4RF_IOP and 2G4RF_ION	V <sub>MAX2G4</sub>		-0.3	_	3.3	V
Absolute voltage on Sub- GHz RF pins	V <sub>MAXSUBG</sub>	Pins SUBGRF_OP and SUBGRF_ON	-0.3		3.3	V
		Pins SUBGRF_IP and SUBGRF_IN,	-0.3		3.8         1         Min of 5.25         and IOVDD         +2         IOVDD+0.3         1.4         10         50         3.3	V
Total current into VDD power lines	I <sub>VDDMAX</sub>	Source	_	_	200	mA
Total current into VSS ground lines	IVSSMAX	Sink	_	_	200	mA
Current per I/O pin	I <sub>IOMAX</sub>	Sink	_	_	50	mA
		Source	_	_	50	mA
Current for all I/O pins	IIOALLMAX	Sink	_		200	mA
		Source	_	_	150         3.8         1         Min of 5.25         and IOVDD         IOVDD+0.3         1.4         50         3.3         3.3         0.3         200         50         50         200	mA
Junction temperature	TJ	-G grade devices	-40		105	°C

Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

# 4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be the highest voltage in the system
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD
- RFVDD ≤ AVDD
- PAVDD ≤ AVDD

# 4.1.2.1 General Operating Conditions

#### Table 4.2. General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating ambient tempera- ture range	T <sub>A</sub>	-G temperature grade	-40	25	85	°C
AVDD supply voltage <sup>2</sup>	V <sub>AVDD</sub>		1.8	3.3	3.8	V
VREGVDD operating supply	V <sub>VREGVDD</sub>	DCDC in regulation	2.4	3.3	3.8	V
voltage <sup>2 1</sup>		DCDC in bypass 50mA load	1.8	3.3	3.8	V
		DCDC not in use. DVDD external- ly shorted to VREGVDD	1.8	3.3	3.8	V
VREGVDD current	I <sub>VREGVDD</sub>	DCDC in bypass	_	—	200	mA
RFVDD operating supply voltage	V <sub>RFVDD</sub>		1.62		V <sub>VREGVDD</sub>	V
DVDD operating supply volt- age	V <sub>DVDD</sub>		1.62	_	V <sub>VREGVDD</sub>	V
PAVDD operating supply voltage	V <sub>PAVDD</sub>		1.62	_	V <sub>VREGVDD</sub>	V
IOVDD operating supply volt- age (All IOVDD pins)	VIOVDD		1.62	_	V <sub>VREGVDD</sub>	V
DECOUPLE output capaci- tor <sup>3</sup>	C <sub>DECOUPLE</sub>		0.75	1.0	2.75	μF
Difference between AVDD and VREGVDD, ABS(AVDD- VREGVDD) <sup>2</sup>	dV <sub>DD</sub>		_	_	0.1	V
HFCORECLK frequency	f <sub>CORE</sub>	VSCALE2, MODE = WS1	_	_	40	MHz
		VSCALE0, MODE = WS0	_	_	20	MHz
HFCLK frequency	f <sub>HFCLK</sub>	VSCALE2	_	_	40	MHz
		VSCALE0		_	20	MHz

#### Note:

1. The minimum voltage required in bypass mode is calculated using R<sub>BYP</sub> from the DCDC specification table. Requirements for other loads can be calculated as V<sub>DVDD\_min</sub>+I<sub>LOAD</sub> \* R<sub>BYP\_max</sub>.

2. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.

3. The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.

#### 4.1.3 Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Thermal resistance	THETA <sub>JA</sub>	QFN48 Package, 2-Layer PCB, Air velocity = 0 m/s	_	75.7	_	°C/W
		QFN48 Package, 2-Layer PCB, Air velocity = 1 m/s	_	61.5	_	°C/W
		QFN48 Package, 2-Layer PCB, Air velocity = 2 m/s	_	55.4	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 0 m/s	_	30.2	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 1 m/s	_	26.3	_	°C/W
		QFN48 Package, 4-Layer PCB, Air velocity = 2 m/s	_	24.9	_	°C/W

#### Table 4.3. Thermal Characteristics

# 4.1.4 DC-DC Converter

Test conditions: L\_DCDC=4.7 µH (Murata LQH3NPN4R7MM0L), C\_DCDC=4.7 µF (Samsung CL10B475KQ8NQNC), V\_DCDC\_I=3.3 V, V\_DCDC\_O=1.8 V, I\_DCDC\_LOAD=50 mA, Heavy Drive configuration, F\_DCDC\_LN=7 MHz, unless otherwise indicated.

#### Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V <sub>DCDC_I</sub>	Bypass mode, I <sub>DCDC_LOAD</sub> = 50 mA	1.8	_	V <sub>VREGVDD</sub> MAX	V
		Low noise (LN) mode, 1.8 V out- put, $I_{DCDC\_LOAD} = 100$ mA, or Low power (LP) mode, 1.8 V out- put, $I_{DCDC\_LOAD} = 10$ mA	2.4	_	V <sub>VREGVDD</sub> MAX	V
		Low noise (LN) mode, 1.8 V out- put, I <sub>DCDC_LOAD</sub> = 200 mA	2.6	_	V <sub>VREGVDD</sub> MAX	V
Output voltage programma- ble range <sup>1</sup>	V <sub>DCDC_0</sub>		1.8	_	V <sub>VREGVDD</sub>	V
Regulation DC accuracy	ACC <sub>DC</sub>	Low Noise (LN) mode, 1.8 V tar- get output	TBD	_	TBD	V
Regulation window <sup>4</sup>	WIN <sub>REG</sub>	Low Power (LP) mode, LPCMPBIASEMxx <sup>3</sup> = 0, 1.8 V tar- get output, I <sub>DCDC_LOAD</sub> ≤ 75 µA	TBD	_	– TBD – TBD	V
		Low Power (LP) mode, LPCMPBIASEMxx <sup>3</sup> = 3, 1.8 V tar- get output, I <sub>DCDC_LOAD</sub> ≤ 10 mA	TBD	_		V
Steady-state output ripple	V <sub>R</sub>	Radio disabled	_	3	_	mVpp
Output voltage under/over- shoot	V <sub>OV</sub>	CCM Mode (LNFORCECCM <sup>3</sup> = 1), Load changes between 0 mA and 100 mA	_	_	TBD	mV
		DCM Mode (LNFORCECCM <sup>3</sup> = 0), Load changes between 0 mA and 10 mA	_	_	TBD	mV
		Overshoot during LP to LN CCM/DCM mode transitions com- pared to DC level in LN mode	_	200	-	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM <sup>3</sup> = 1) mode transitions compared to DC level in LN mode	1) mode	_	mV	
		Undershoot during BYP/LP to LN DCM (LNFORCECCM <sup>3</sup> = 0) mode transitions compared to DC level in LN mode	_	100	-	mV
DC line regulation	V <sub>REG</sub>	Input changes between V <sub>VREGVDD_MAX</sub> and 2.4 V	_	0.1	-	%
DC load regulation	I <sub>REG</sub>	Load changes between 0 mA and 100 mA in CCM mode	_	0.1	-	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	I <sub>LOAD_MAX</sub>	Low noise (LN) mode, Heavy Drive <sup>2</sup>	-	_	200	mA
		Low noise (LN) mode, Medium Drive <sup>2</sup>	_	_	100	mA
		Low noise (LN) mode, Light Drive <sup>2</sup>	_		50	mA
		Low power (LP) mode, LPCMPBIASEMxx <sup>3</sup> = 0	_		75	μA
		Low power (LP) mode, LPCMPBIASEMxx <sup>3</sup> = 3	_		10	mA
DCDC nominal output ca- pacitor <sup>5</sup>	C <sub>DCDC</sub>	25% tolerance	1	4.7	4.7	μF
DCDC nominal output induc- tor	L <sub>DCDC</sub>	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R <sub>BYP</sub>		_	1.2	TBD	Ω

#### Note:

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V<sub>VREGVDD</sub>.

2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=15.

3. LPCMPBIASEMxx refers to either LPCMPBIASEM234H in the EMU\_DCDCMISCCTRL register or LPCMPBIASEM01 in the EMU\_DCDCLOEM01CFG register, depending on the energy mode.

4. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits.

5. Output voltage under/over-shoot and regulation are specified with  $C_{DCDC}$  4.7  $\mu$ F. Different control loop settings must be used if  $C_{DCDC}$  is lower than 4.7  $\mu$ F.

#### 4.1.5 Current Consumption

#### 4.1.5.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = RFVDD = PAVDD = 3.3 V. T = 25 °C. DCDC is off.Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

#### Table 4.5. Current Consumption 3.3 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis- abled	IACTIVE	38.4 MHz crystal, CPU running while loop from flash <sup>1</sup>	_	128	_	µA/MHz
ableu		38 MHz HFRCO, CPU running Prime from flash	—	97	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	98	TBD	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	119		µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	100	TBD	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	246	TBD	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled and voltage scaling enabled	I <sub>ACTIVE_VS</sub>	19 MHz HFRCO, CPU running while loop from flash	_	86		µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	209	_	µA/MHz
Current consumption in EM1 mode with all peripherals disabled	I <sub>EM1</sub>	38.4 MHz crystal <sup>1</sup>	_	76		µA/MHz
		38 MHz HFRCO	_	47	TBD	µA/MHz
		26 MHz HFRCO	_	49	TBD	µA/MHz
		1 MHz HFRCO		195	TBD	µA/MHz
Current consumption in EM1	I <sub>EM1_VS</sub>	19 MHz HFRCO		43		µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled		1 MHz HFRCO	_	167		µA/MHz
Current consumption in EM2 mode, with voltage scaling	I <sub>EM2_VS</sub>	Full 64 kB RAM retention and RTCC running from LFXO	_	1.9		μA
enabled		Full 64 kB RAM retention and RTCC running from LFRCO	—	2.2		μA
		BLE sleep, running from PLFRCO, with protocol RTC, ra- dio and 1 bank (16 kB) RAM re- tention		2.5	_	μΑ
		BLE sleep, running from PLFRCO, with protocol RTC, ra- dio and full (64 kB) RAM retention	_	2.7		μA
		1 bank (16 kB) RAM retention and RTCC running from LFRCO <sup>2</sup>	_	1.9	TBD	μA
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 64 kB RAM retention and CRYOTIMER running from ULFR- CO	_	1.53	TBD	μA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM4H mode, with voltage scaling enabled	I <sub>EM4H_VS</sub>	128 byte RAM retention, RTCC running from LFXO	_	0.93		μA
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	—	0.45		μA
		128 byte RAM retention, no RTCC	_	0.44	TBD	μA
Current consumption in EM4S mode	I <sub>EM4S</sub>	No RAM retention, no RTCC	_	0.04	TBD	μA
Note:				1		1
1. CMU_HFXOCTRL_LO 2. CMU_LFRCOCTRL_EI		J_LFRCOCTRL_VREFUPDATE = 1				

#### 4.1.5.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V DC-DC output. T =  $25 \degree$ C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T =  $25 \degree$ C.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Current consumption in EM0 mode with all peripherals dis- abled, DCDC in Low Noise	IACTIVE_DCM	38.4 MHz crystal, CPU running while loop from flash <sup>4</sup>	_	87	_	µA/MHz
DCM mode <sup>2</sup>		38 MHz HFRCO, CPU running Prime from flash	—	69	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	70	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	82	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	76	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	615	_	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled, DCDC in Low Noise CCM mode <sup>1</sup>	IACTIVE_CCM	38.4 MHz crystal, CPU running while loop from flash <sup>4</sup>	_	97	_	µA/MHz
		38 MHz HFRCO, CPU running Prime from flash	_	80	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	—	81	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	92	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	94	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	1145	_	µA/MHz
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_CCM_VS	19 MHz HFRCO, CPU running while loop from flash	—	101	_	µA/MHz
abled and voltage scaling enabled, DCDC in Low Noise CCM mode <sup>1</sup>		1 MHz HFRCO, CPU running while loop from flash	_	1124	_	µA/MHz
Current consumption in EM1	I <sub>EM1_DCM</sub>	38.4 MHz crystal <sup>4</sup>		56		µA/MHz
mode with all peripherals dis- abled, DCDC in Low Noise		38 MHz HFRCO	_	39	_	µA/MHz
DCM mode <sup>2</sup>		26 MHz HFRCO		46	_	µA/MHz
		1 MHz HFRCO	—	588	_	µA/MHz
Current consumption in EM1	I <sub>EM1_DCM_VS</sub>	19 MHz HFRCO	_	50	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled, DCDC in Low Noise DCM mode <sup>2</sup>		1 MHz HFRCO	_	572	_	µA/MHz

#### Table 4.6. Current Consumption 3.3 V using DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, with voltage scaling enabled, DCDC in LP mode <sup>3</sup>	I <sub>EM2_VS</sub>	Full 64 kB RAM retention and RTCC running from LFXO	_	1.4	_	μA
		Full 64 kB RAM retention and RTCC running from LFRCO	_	1.5	_	μA
		BLE sleep, running from PLFRCO, with protocol RTC, ra- dio and 1 bank (16 kB) RAM re- tention	_	1.84	_	μA
		BLE sleep, running from PLFRCO, with protocol RTC, ra- dio and full (64 kB) RAM retention	_	1.96	_	μA
		1 bank RAM retention and RTCC running from LFRCO <sup>5</sup>	_	1.3	_	μA
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 64 kB RAM retention and CRYOTIMER running from ULFR- CO	_	1.14	_	μA
Current consumption in EM4H mode, with voltage	I <sub>EM4H_VS</sub>	128 byte RAM retention, RTCC running from LFXO	—	0.75	_	μA
scaling enabled		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.44	_	μA
		128 byte RAM retention, no RTCC	—	0.42	-	μA
Current consumption in EM4S mode	I <sub>EM4S</sub>	No RAM retention, no RTCC	_	0.07	—	μA

# Note:

1. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.

2. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD.

3. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIM-SEL=1, ANASW=DVDD.

4. CMU\_HFXOCTRL\_LOWPOWER=0.

5. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

#### 4.1.5.3 Current Consumption 1.8 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = RFVDD = PAVDD = 1.8 V. T = 25 °C. DCDC is off.Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

#### Table 4.7. Current Consumption 1.8 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis- abled	IACTIVE	38.4 MHz crystal, CPU running while loop from flash <sup>1</sup>	_	128	_	µA/MHz
abled		38 MHz HFRCO, CPU running Prime from flash	_	97	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	—	98	—	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	—	119	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	100		µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	243		µA/MHz
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_VS	19 MHz HFRCO, CPU running while loop from flash	_	86		µA/MHz
abled and voltage scaling enabled		1 MHz HFRCO, CPU running while loop from flash	_	206	_	µA/MHz
Current consumption in EM1 mode with all peripherals disabled	I <sub>EM1</sub>	38.4 MHz crystal <sup>1</sup>	—	76	_	µA/MHz
		38 MHz HFRCO	_	47		µA/MHz
		26 MHz HFRCO	_	48		µA/MHz
		1 MHz HFRCO	_	191	_	µA/MHz
Current consumption in EM1	I <sub>EM1_VS</sub>	19 MHz HFRCO	—	43	—	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled		1 MHz HFRCO	_	163	_	µA/MHz
Current consumption in EM2 mode, with voltage scaling	I <sub>EM2_VS</sub>	Full 64 kB RAM retention and RTCC running from LFXO	_	1.8	_	μA
enabled		Full 64 kB RAM retention and RTCC running from LFRCO	_	2.0		μA
		BLE sleep, running from PLFRCO, with protocol RTC, ra- dio and 1 bank (16 kB) RAM re- tention	_	2.4	_	μA
		BLE sleep, running from PLFRCO, with protocol RTC, ra- dio and full (64 kB) RAM retention	—	2.6	_	μA
		1 bank (16 kB) RAM retention and RTCC running from LFRCO <sup>2</sup>	_	1.6		μA
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 64 kB RAM retention and CRYOTIMER running from ULFR- CO	_	1.43	_	μA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM4H mode, with voltage scaling enabled	I <sub>EM4H_VS</sub>	128 byte RAM retention, RTCC running from LFXO	_	0.83	_	μA
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	—	0.37	_	μA
		128 byte RAM retention, no RTCC		0.36	_	μA
Current consumption in EM4S mode	I <sub>EM4S</sub>	no RAM retention, no RTCC	_	0.05	_	μA
Note:	l.	· · · · ·			1	1
1.CMU_HFXOCTRL_LOV	VPOWER=0.					
2. CMU_LFRCOCTRL_EN	IVREF = 1, CML	J_LFRCOCTRL_VREFUPDATE = 1				

#### 4.1.5.4 Current Consumption Using Radio 3.3 V with DC-DC

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Current consumption in re- ceive mode, active packet	I <sub>RX_ACTIVE</sub>	500 kbit/s, 2GFSK, F = 915 MHz, Radio clock prescaled by 4	_	9.3	10.2	mA
reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled)		38.4 kbit/s, 2GFSK, F = 868 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
		38.4 kbit/s, 2GFSK, F = 490 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
		50 kbit/s, 2GFSK, F = 433 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
		38.4 kbit/s, 2GFSK, F = 315 MHz, Radio clock prescaled by 4	—	8.6	10.2	mA
		38.4 kbit/s, 2GFSK, F = 169 MHz, Radio clock prescaled by 4	_	8.4	10.2	mA
		125 kbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	9.2		mA
		500 kbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	—	9.3	_	mA
		1 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	—	9.5	_	mA
		2 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	10.6	_	mA
		802.15.4 receiving frame, F = 2.4 GHz, Radio clock prescaled by 3	_	10.2	_	mA

#### Table 4.8. Current Consumption Using Radio 3.3 V with DC-DC

# EFR32BG13 Blue Gecko Bluetooth® Low Energy SoC Family Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in re- ceive mode, listening for	I <sub>RX_LISTEN</sub>	500 kbit/s, 2GFSK, F = 915 MHz, No radio clock prescaling	_	10.2	11	mA
packet (MCU in EM1 @ 38.4 MHz, peripheral clocks disa- bled)		38.4 kbit/s, 2GFSK, F = 868 MHz, No radio clock prescaling	_	9.5	11	mA
		38.4 kbit/s, 2GFSK, F = 490 MHz, No radio clock prescaling	_	9.5	11	mA
		50 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling	_	9.5	11	mA
		38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling	—	9.4	11	mA
		38.4 kbit/s, 2GFSK, F = 169 MHz, No radio clock prescaling	—	9.3	11	mA
		125 kbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	—	10.4	_	mA
		500 kbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	_	10.4	_	mA
		1 Mbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	_	10.5	_	mA
		2 Mbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	_	11.3	_	mA
		802.15.4, F = 2.4 GHz, No radio clock prescaling	_	11.6	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in transmit mode (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled)	I <sub>TX</sub>	F = 915 MHz, CW, 20 dBm match, PAVDD connected directly to external 3.3V supply	_	90.2	134.3	mA
		F = 915 MHz, CW, 14 dBm match, PAVDD connected to DCDC output	_	36	42.5	mA
		F = 868 MHz, CW, 20 dBm match, PAVDD connected directly to external 3.3V supply	_	79.7	106.7	mA
		F = 868 MHz, CW, 14 dBm match, PAVDD connected to DCDC output	_	35.3	41	mA
		F = 490 MHz, CW, 20 dBm match, PAVDD connected directly to external 3.3V supply	_	93.8	125.4	mA
		F = 433 MHz, CW, 10 dBm match, PAVDD connected to DCDC output	_	20.3	24	mA
		F = 433 MHz, CW, 14 dBm match, PAVDD connected to DCDC output	_	34	41.5	mA
		F = 315 MHz, CW, 14 dBm match, PAVDD connected to DCDC output	_	33.5	42	mA
		F = 169 MHz, CW, 20 dBm match, PAVDD connected directly to external 3.3V supply	_	88.6	116.7	mA
		F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 3	—	8.5		mA
		F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 1	—	9.5	_	mA
		F = 2.4 GHz, CW, 3 dBm output power	_	16.5		mA
		F = 2.4 GHz, CW, 8 dBm output power	_	26.0		mA
		F = 2.4 GHz, CW, 10.5 dBm out- put power	_	34.0		mA
		F = 2.4 GHz, CW, 16.5 dBm out- put power, PAVDD connected di- rectly to external 3.3V supply	_	86.0	_	mA
		F = 2.4 GHz, CW, 19.5 dBm out- put power, PAVDD connected di- rectly to external 3.3V supply	_	131.0	_	mA

#### 4.1.6 Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wakeup time from EM1	t <sub>EM1_WU</sub>		_	3	_	AHB Clocks
Wake up from EM2	t <sub>EM2_WU</sub>	Code execution from flash	_	10.9	_	μs
		Code execution from RAM	_	3.8	_	μs
Wake up from EM3	t <sub>EM3_WU</sub>	Code execution from flash	_	10.9	_	μs
		Code execution from RAM	_	3.8	_	μs
Wake up from EM4H <sup>1</sup>	t <sub>EM4H_WU</sub>	Executing from flash	_	90	_	μs
Wake up from EM4S <sup>1</sup>	t <sub>EM4S_WU</sub>	Executing from flash	_	300	_	μs
Time from release of reset	t <sub>RESET</sub>	Soft Pin Reset released	_	51	TBD	μs
source to first instruction ex- ecution		Any other reset released	_	358	TBD	μs
Power mode scaling time	t <sub>SCALE</sub>	VSCALE0 to VSCALE2, HFCLK = 19 MHz <sup>4 2</sup>	—	31.8	_	μs
		VSCALE2 to VSCALE0, HFCLK = 19 MHz <sup>3</sup>	_	4.3	_	μs

#### Table 4.9. Wake Up Times

# Note:

1. Time from wakeup request until first instruction is executed. Wakeup results in device reset.

2. VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV/μs for approximately 20 μs. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μF capacitor) to 70 mA (with a 2.7 μF capacitor).

3. Scaling down from VSCALE2 to VSCALE0 requires approximately 2.8  $\mu$ s + 29 HFCLKs.

4. Scaling up from VSCALE0 to VSCALE2 requires approximately 30.3 µs + 28 HFCLKs.

# 4.1.7 Brown Out Detector (BOD)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DVDD BOD threshold	V <sub>DVDDBOD</sub>	DVDD rising	_	_	TBD	V
		DVDD falling (EM0/EM1)	TBD	_	_	V
		DVDD falling (EM2/EM3)	TBD	_	_	V
DVDD BOD hysteresis	V <sub>DVDDBOD_HYST</sub>		—	18	_	mV
DVDD BOD response time	tDVDDBOD_DELAY	Supply drops at 0.1V/µs rate	_	2.4	_	μs
AVDD BOD threshold	V <sub>AVDDBOD</sub>	AVDD rising	_	_	TBD	V
		AVDD falling (EM0/EM1)	TBD	_	_	V
		AVDD falling (EM2/EM3)	TBD	_	_	V
AVDD BOD hysteresis	VAVDDBOD_HYST		—	20	_	mV
AVDD BOD response time	t <sub>AVDDBOD_DELAY</sub>	Supply drops at 0.1V/µs rate	_	2.4	_	μs
EM4 BOD threshold	V <sub>EM4DBOD</sub>	AVDD rising	_	_	TBD	V
		AVDD falling	TBD			V
EM4 BOD hysteresis	V <sub>EM4BOD_HYST</sub>		—	25	_	mV
EM4 BOD response time	t <sub>EM4BOD_DELAY</sub>	Supply drops at 0.1V/µs rate	—	300	_	μs

# Table 4.10. Brown Out Detector (BOD)

# 4.1.8 Frequency Synthesizer

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF Synthesizer Frequency range	f <sub>RANGE</sub>	2400 - 2483.5 MHz	2400	—	2483.5	MHz
		779 - 956 MHz	779	_	956	MHz
		584 - 717 MHz	584		717	MHz
		358 - 574 MHz	358	_	574	MHz
		191 - 358 MHz	191	_	358	MHz
		110 - 191 MHz	110	_	191	MHz
LO tuning frequency resolu- tion with 38.4 MHz crystal	f <sub>RES</sub>	2400 - 2483.5 MHz	_	_	73	Hz
		779 - 956 MHz		_	24	Hz
		584 - 717 MHz	_	_	18.3	Hz
		358 - 574 MHz		_	12.2	Hz
		191 - 358 MHz	_	_	7.3	Hz
		110 - 191 MHz	_	_	4.6	Hz
Frequency deviation resolu- tion with 38.4 MHz crystal	df <sub>RES</sub>	2400 - 2483.5 MHz	_		73	Hz
		779 - 956 MHz	—		24	Hz
		584 - 717 MHz		_	18.3	Hz
		358 - 574 MHz		—	12.2	Hz
		191 - 358 MHz	—	_	7.3	Hz
		110 - 191 MHz		_	4.6	Hz
Maximum frequency devia- tion with 38.4 MHz crystal	df <sub>MAX</sub>	2400 - 2483.5 MHz		_	1677	kHz
		779 - 956 MHz	_	_	559	kHz
		584 - 717 MHz	_	_	419	kHz
		358 - 574 MHz	—	_	280	kHz
		191 - 358 MHz	_	_	167	kHz
		110 - 191 MHz	_	—	105	kHz

# Table 4.11. Frequency Synthesizer

## 4.1.9 2.4 GHz RF Transceiver Characteristics

## 4.1.9.1 RF Transmitter General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

#### Table 4.12. RF Transmitter General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Maximum TX power <sup>1</sup>	POUT <sub>MAX</sub>	19.5 dBm-rated part numbers. PAVDD connected directly to ex- ternal 3.3V supply	_	19.5	-	dBm
		10.5 dBm-rated part numbers		10.5	_	dBm
		0 dBm-rated part numbers	_	0	_	dBm
Minimum active TX Power	POUT <sub>MIN</sub>	CW		-30	_	dBm
Output power step size	POUT <sub>STEP</sub>	-5 dBm< Output power < 0 dBm		1	_	dB
		0 dBm < output power < POUT <sub>MAX</sub>	_	0.5	-	dB
Output power variation vs supply at POUT <sub>MAX</sub>	POUT <sub>VAR_V</sub>	1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected directly to ex- ternal supply, for output power > 10.5 dBm.	_	4.5	-	dB
		1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected directly to ex- ternal supply, for output power = 10.5 dBm.	_	3.8	-	dB
		1.8 V < V <sub>VREGVDD</sub> < 3.3 V using DC-DC converter	_	2.2	_	dB
Output power variation vs temperature at POUT <sub>MAX</sub>	POUT <sub>VAR_T</sub>	From -40 to +85 °C, PAVDD con- nected to DC-DC output	_	1.5	_	dB
		From -40 to +85 °C, PAVDD con- nected to external supply	_	1.5	_	dB
Output power variation vs RF frequency at POUT <sub>MAX</sub>	POUT <sub>VAR_F</sub>	Over RF tuning frequency range	_	0.4	_	dB
RF tuning frequency range	F <sub>RANGE</sub>		2400	_	2483.5	MHz

## Note:

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

#### 4.1.9.2 RF Receiver General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		2400	_	2483.5	MHz
Receive mode maximum spurious emission	SPUR <sub>RX</sub>	30 MHz to 1 GHz	_	-57	_	dBm
		1 GHz to 12 GHz	_	-47	_	dBm
Max spurious emissions dur- ing active receive mode, per	ve mode, per	216 MHz to 960 MHz, Conducted Measurement	—	-55.2		dBm
FCC Part 15.109(a)		Above 960 MHz, Conducted Measurement	—	-47.2	_	dBm
Level above which RFSENSE will trigger <sup>1</sup>	RFSENSE <sub>TRIG</sub>	CW at 2.45 GHz		-24	_	dBm
Level below which RFSENSE will not trigger <sup>1</sup>	RFSENSE <sub>THRES</sub>	CW at 2.45 GHz		-50	_	dBm
1% PER sensitivity	SENS <sub>2GFSK</sub>	2 Mbps 2GFSK signal		-89.6	_	dBm
		250 kbps 2GFSK signal		-100.7	_	dBm
Note:	1			1	1	

1. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

#### 4.1.9.3 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 85%.

#### Table 4.14. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Transmit 6dB bandwidth	TXBW	10 dBm	_	763	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	Per FCC part 15.247 at 10 dBm	_	-9.1	_	dBm/ 3kHz
		Per FCC part 15.247 at 20 dBm	_	-2	_	dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz	_	10		dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	99% BW at highest and lowest channels in band, 10 dBm	_	1.1	_	MHz
In-band spurious emissions,	SPUR <sub>INB</sub>	At ± 2 MHz, 10 dBm	_	-39.5	_	dBm
with allowed exceptions <sup>3</sup>		At ± 3 MHz, 10 dBm	_	-44.3	_	dBm
		At ± 2 MHz, 20 dBm	_		-20	dBm
		At ± 3 MHz, 20 dBm	_	_	-30	dBm
Emissions of harmonics out- of-band, per FCC part 15.247	SPUR <sub>HRM_FCC</sub>	2nd,3rd, 5, 6, 8, 9,10 harmonics; continuous transmission of modu- lated carrier	_	-47	_	dBm
Spurious emissions out-of- band, excluding harmonics captured in SPUR <sub>HARM,FCC</sub> . Emissions taken at	SPUR <sub>OOB_FCC</sub>	Per FCC part 15.205/15.209, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Restricted Bands <sup>1 2</sup>	_	-47	_	dBm
POUT <sub>MAX</sub> , PAVDD connec- ted to external 3.3 V supply		Per FCC part 15.247, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Non-Restricted Bands	_	-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328	SPUR <sub>ETSI328</sub>	[2400-BW to 2400] MHz, [2483.5 to 2483.5+BW] MHz	_	-16	_	dBm
		[2400-2BW to 2400-BW] MHz, [2483.5+BW to 2483.5+2BW] MHz per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440	SPUR <sub>ETSI440</sub>	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	_	dBm
		25-1000 MHz	_	-42	_	dBm
		1-12 GHz		-36	_	dBm

#### Note:

1. For 2476 MHz, 1.5 dB of power backoff is used to achieve this value.

2. For 2478 MHz, 4.2 dB of power backoff is used to achieve this value.

3. Per Bluetooth Core\_5.0, Vol.6 Part A, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.

## 4.1.9.4 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz.

## Table 4.15. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal <sup>1</sup> . Packet length is 20 bytes.	—	10	—	dBm
Sensitivity, 0.1% BER	SENS	Signal is reference signal <sup>1</sup> . Using DC-DC converter.	_	-95.8	—	dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	—	-95.4	—	dBm
Signal to co-channel interfer- er, 0.1% BER	C/I <sub>CC</sub>	Desired signal 3 dB above reference sensitivity.	_	7.8	—	dB
N+1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1+</sub>	Interferer is reference signal at +1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-6.6	_	dB
N-1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1-</sub>	Interferer is reference signal at -1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-4.8	_	dB
Alternate selectivity, 0.1% BER, with allowable excep- tions. Desired is reference signal at -67 dBm	C/I <sub>2</sub>	Interferer is reference signal at ± 2 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-44.5	_	dB
Alternate selectivity, 0.1% BER, with allowable excep- tions. Desired is reference signal at -67 dBm	C/I <sub>3</sub>	Interferer is reference signal at ± 3 MHz offset. Desired frequency 2404 MHz ≤ Fc ≤ 2480 MHz	_	-46.4	_	dB
Selectivity to image frequen- cy, 0.1% BER. Desired is ref- erence signal at -67 dBm	C/I <sub>IM</sub>	Interferer is reference signal at im- age frequency with 1 MHz preci- sion	_	-37.2	—	dB
Selectivity to image frequen- cy $\pm$ 1 MHz, 0.1% BER. De- sired is reference signal at -67 dBm	C/I <sub>IM+1</sub>	Interferer is reference signal at im- age frequency ± 1 MHz with 1 MHz precision	_	-46.5	_	dB
Blocking, 0.1% BER, Desired is reference signal at -67	BLOCK <sub>OOB</sub>	Interferer frequency 30 MHz ≤ f ≤ 2000 MHz	_	-27	_	dBm
dBm. Interferer is CW in OOB range		Interferer frequency 2003 MHz ≤ f ≤ 2399 MHz	_	-32	_	dBm
		Interferer frequency 2484 MHz ≤ f ≤ 2997 MHz	_	-32	_	dBm
		Interferer frequency 3 GHz ≤ f ≤ 12.75 GHz	_	-27	_	dBm
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Sec- tion 4.4 with n = 3	—	-22.2	—	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note:						
1. Reference signal is define interferer data = PRBS15		Bm, Modulation index = 0.5, BT = 0.8 icy better than 1 ppm.	5, Bit rate = 1	Mbps, desire	d data = PRB	S9;

## 4.1.9.5 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 85%.

# Table 4.16. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6dB bandwidth	TXBW	10 dBm		1395	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	Per FCC part 15.247 at 10 dBm		-12.7	_	dBm/ 3kHz
	1	Per FCC part 15.247 at 20 dBm	_	-4.7	_	dBm/ 3kHz
		Per ETSI 300.328 at 10 dBm/1 MHz		10	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	99% BW at highest and lowest channels in band, 10 dBm		2.1	_	MHz
In-band spurious emissions,	SPURINB	At ± 4 MHz, 10 dBm		-40.9	_	dBm
with allowed exceptions <sup>5</sup>		At ± 6 MHz, 10 dBm		-44.8	_	dBm
		At ± 4 MHz, 20 dBm		-32.3	_	dBm
		At ± 6 MHz, 20 dBm		-36.6	_	dBm
Emissions of harmonics out- of-band, per FCC part 15.247	SPUR <sub>HRM_FCC</sub>	2nd,3rd, 5, 6, 8, 9,10 harmonics; continuous transmission of modu- lated carrier	_	-47	_	dBm
Spurious emissions out-of- band, excluding harmonics captured in SPUR <sub>HARM,FCC</sub> . Emissions taken at POUT <sub>MAX</sub> , PAVDD connec-	SPUR <sub>OOB_FCC</sub>	Per FCC part 15.205/15.209, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Restricted Bands <sup>1 2 3</sup> 4		-47	_	dBm
ted to external 3.3 V supply		Per FCC part 15.247, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Non-Restricted Bands		-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328	SPUR <sub>ETSI328</sub>	[2400-BW to 2400] MHz, [2483.5 to 2483.5+BW] MHz		-16	_	dBm
		[2400-2BW to 2400-BW] MHz, [2483.5+BW to 2483.5+2BW] MHz per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440	SPUR <sub>ETSI440</sub>	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	_	dBm
		25-1000 MHz	—	-42	_	dBm
		1-12 GHz	_	-36	_	dBm

# EFR32BG13 Blue Gecko Bluetooth® Low Energy SoC Family Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note:						
1. For 2472 MHz, 1.3 dB of	power backoff is u	sed to achieve this value.				
2. For 2474 MHz, 3.8 dB of	power backoff is u	sed to achieve this value.				
3. For 2476 MHz, 7 dB of pe	ower backoff is use	ed to achieve this value.				
4. For 2478 MHz, 11.2 dB c	of power backoff is	used to achieve this value.				
		on 3.2.2, exceptions are allowed in u /Hz. These exceptions shall have ar				ed on a

## 4.1.9.6 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz<sup>1</sup>.

#### Table 4.17. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal <sup>2</sup> . Packet length is 20 bytes.	_	10	_	dBm
Sensitivity, 0.1% BER	SENS	Signal is reference signal <sup>2</sup> . Using DC-DC converter.	_	-91.5		dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	—	-91.1	—	dBm
Signal to co-channel interfer- er, 0.1% BER	C/I <sub>CC</sub>	Desired signal 3 dB above reference sensitivity.	_	7.3	_	dB
N+1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1+</sub>	Interferer is reference signal at +2 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-10.5	_	dB
N-1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1-</sub>	Interferer is reference signal at -2 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-14.3	_	dB
Alternate selectivity, 0.1% BER, with allowable excep- tions. Desired is reference signal at -67 dBm	C/I <sub>2</sub>	Interferer is reference signal at $\pm 4$ MHz offset. Desired frequency 2402 MHz $\leq$ Fc $\leq$ 2480 MHz	_	-40.3	_	dB
Alternate selectivity, 0.1% BER, with allowable excep- tions. Desired is reference signal at -67 dBm	C/I <sub>3</sub>	Interferer is reference signal at ± 6 MHz offset. Desired frequency 2404 MHz ≤ Fc ≤ 2480 MHz	_	-42.2	_	dB
Selectivity to image frequen- cy, 0.1% BER. Desired is ref- erence signal at -67 dBm	C/I <sub>IM</sub>	Interferer is reference signal at im- age frequency with 1 MHz preci- sion	_	-10.5	—	dB
Selectivity to image frequen- cy $\pm$ 2 MHz, 0.1% BER. De- sired is reference signal at -67 dBm	C/I <sub>IM+1</sub>	Interferer is reference signal at im- age frequency ± 2 MHz with 2 MHz precision	_	-39	_	dB
Blocking, 0.1% BER, Desired is reference signal at -67	BLOCK <sub>OOB</sub>	Interferer frequency 30 MHz ≤ f ≤ 2000 MHz	_	-27	_	dBm
dBm. Interferer is CW in OOB range		Interferer frequency 2003 MHz ≤ f ≤ 2399 MHz	_	-32	_	dBm
		Interferer frequency 2484 MHz ≤ f ≤ 2997 MHz	_	-32	_	dBm
		Interferer frequency 3 GHz ≤ f ≤ 12.75 GHz	_	-27		dBm
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Sec- tion 4.4 with n = 3	—	-25.5	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note:						
		mance, there may be up to 5 spuriou eption will need to be taken for each				
2. Reference signal is define interferer data = PRBS15		Bm, Modulation index = 0.5, BT = 0. acy better than 1 ppm.	5, Bit rate = 2	Mbps, desire	d data = PRB	iS9;

## 4.1.9.7 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 85%.

#### Table 4.18. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6dB bandwidth	TXBW	10 dBm	_	761	_	kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	Per FCC part 15.247 at 10 dBm	_	-8.9	_	dBm/ 3kHz
		Per FCC part 15.247 at 20 dBm	_	-1.7	_	dBm/ 3kHz
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	99% BW at highest and lowest channels in band, 10 dBm	_	1.1	_	MHz
Emissions of harmonics out- of-band, per FCC part 15.247	SPUR <sub>HRM_FCC</sub>	2nd,3rd, 5, 6, 8, 9,10 harmonics; continuous transmission of modu- lated carrier	_	-47	_	dBm
Spurious emissions out-of- band, excluding harmonics captured in SPUR <sub>HARM,FCC</sub> . Emissions taken at	SPUR <sub>OOB_FCC</sub>	Per FCC part 15.205/15.209, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Restricted Bands <sup>1</sup>	_	-47	_	dBm
POUT <sub>MAX</sub> , PAVDD connec- ted to external 3.3 V supply		Per FCC part 15.247, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Non-Restricted Bands	_	-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328	SPUR <sub>ETSI328</sub>	[2400-BW to 2400] MHz, [2483.5 to 2483.5+BW] MHz	_	-16	_	dBm
		[2400-2BW to 2400-BW] MHz, [2483.5+BW to 2483.5+2BW] MHz per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440	SPUR <sub>ETSI440</sub>	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	_	dBm
		25-1000 MHz	_	-42	_	dBm
		1-12 GHz	_	-36	_	dBm

#### Note:

1. For 2478 MHz, TBD dB of power backoff is used to achieve this value.

## 4.1.9.8 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz.

## Table 4.19. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal <sup>1</sup> . Packet length is 20 bytes.	_	10	_	dBm
Sensitivity, 0.1% BER	SENS	Signal is reference signal <sup>1</sup> . Using DC-DC converter.	—	-99	—	dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	_	-98.2	_	dBm
N+1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1+</sub>	Interferer is reference signal at +1 MHz offset. Desired frequency 2402 MHz $\leq$ Fc $\leq$ 2480 MHz	_	-9	_	dB
N-1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1-</sub>	Interferer is reference signal at -1 MHz offset. Desired frequency 2402 MHz $\leq$ Fc $\leq$ 2480 MHz	_	-9	_	dB
Alternate selectivity, 0.1% BER, with allowable excep- tions. Desired is reference signal at -67 dBm	C/I <sub>2</sub>	Interferer is reference signal at $\pm$ 2 MHz offset. Desired frequency 2402 MHz $\leq$ Fc $\leq$ 2480 MHz	_	-50.8	_	dB
Selectivity to image frequen- cy, 0.1% BER. Desired is ref- erence signal at -67 dBm	C/I <sub>IM</sub>	Interferer is reference signal at im- age frequency with 1 MHz preci- sion	_	-46.2	_	dB
Selectivity to image frequen- cy $\pm$ 1 MHz, 0.1% BER. De- sired is reference signal at -67 dBm	C/I <sub>IM+1</sub>	Interferer is reference signal at im- age frequency ± 1 MHz with 1 MHz precision	_	-56.1	_	dB
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Sec- tion 4.4 with n = 3	_	-22.7	_	dBm

#### Note:

1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 500 kbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.

## 4.1.9.9 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 85%.

## Table 4.20. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6dB bandwidth	TXBW	10 dBm	_	756		kHz
Power spectral density limit	PSD <sub>LIMIT</sub>	Per FCC part 15.247 at 10 dBm	_	-9	_	dBm/ 3kHz
		Per FCC part 15.247 at 20 dBm	—	-1.7	-	dBm/ 3kHz
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	99% BW at highest and lowest channels in band, 10 dBm	—	1.1	-	MHz
Emissions of harmonics out- of-band, per FCC part 15.247	SPUR <sub>HRM_FCC</sub>	2nd,3rd, 5, 6, 8, 9,10 harmonics; continuous transmission of modu- lated carrier	—	-47	_	dBm
Spurious emissions out-of- band, excluding harmonics captured in SPUR <sub>HARM,FCC</sub> . Emissions taken at	SPUR <sub>OOB_FCC</sub>	Per FCC part 15.205/15.209, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Restricted Bands <sup>1</sup>	_	-47	_	dBm
POUT <sub>MAX</sub> , PAVDD connec- ted to external 3.3 V supply		Per FCC part 15.247, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Non-Restricted Bands		-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328	SPUR <sub>ETSI328</sub>	[2400-BW to 2400] MHz, [2483.5 to 2483.5+BW] MHz	_	-16	-	dBm
		[2400-2BW to 2400-BW] MHz, [2483.5+BW to 2483.5+2BW] MHz per ETSI 300.328	_	-26	-	dBm
Spurious emissions per ETSI EN300.440	SPUR <sub>ETSI440</sub>	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	-	dBm
		25-1000 MHz		-42	_	dBm
		1-12 GHz		-36	_	dBm

1. For 2478 MHz, TBD dB of power backoff is used to achieve this value.

## 4.1.9.10 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz.

## Table 4.21. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal <sup>1</sup> . Packet length is 20 bytes.	_	10	_	dBm
Sensitivity, 0.1% BER	SENS	Signal is reference signal <sup>1</sup> . Using DC-DC converter.	_	-103.3	_	dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	_	-102.8	_	dBm
N+1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1+</sub>	Interferer is reference signal at +1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-13.6	_	dB
N-1 adjacent channel selec- tivity, 0.1% BER, with allowa- ble exceptions. Desired is reference signal at -67 dBm	C/I <sub>1-</sub>	Interferer is reference signal at -1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-13.1		dB
Selectivity to image frequen- cy, 0.1% BER. Desired is ref- erence signal at -67 dBm	C/I <sub>IM</sub>	Interferer is reference signal at im- age frequency with 1 MHz preci- sion	—	-49.7	_	dB
Selectivity to image frequen- cy $\pm$ 1 MHz, 0.1% BER. De- sired is reference signal at -67 dBm	C/I <sub>IM+1</sub>	Interferer is reference signal at im- age frequency ± 1 MHz with 1 MHz precision	_	-59.6	_	dB
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Sec- tion 4.4 with n = 3	_	-26.2	_	dBm

#### Note:

1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 125 kbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.

## 4.1.9.11 RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 66%.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Error vector magnitude (off- set EVM), per 802.15.4-2011, not including 2415 MHz channel	EVM	Average across frequency. Signal is DSSS-OQPSK reference pack- et <sup>1</sup>	_	3.8	_	% rms
Power spectral density limit	PSD <sub>LIMIT</sub>	Relative, at carrier $\pm$ 3.5 MHz, output power at POUT <sub>MAX</sub>	—	-26		dBc/ 100kHz
		Absolute, at carrier $\pm$ 3.5 MHz, output power at POUT <sub>MAX</sub> <sup>3</sup>	_	-36	_	dBm/ 100kHz
		Per FCC part 15.247, output power at POUT <sub>MAX</sub>	_	-4.0		dBm/ 3kHz
		ETSI	_	12.1	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP <sub>ETSI328</sub>	99% BW at highest and lowest channels in band	_	2.25	_	MHz
Spurious emissions of har- monics in restricted bands per FCC Part 15.205/15.209, Emissions taken at POUT <sub>MAX</sub> , PAVDD connec- ted to external 3.3 V supply, Test Frequency is 2450 MHz	SPUR <sub>HRM_FCC_</sub> R	Continuous transmission of modu- lated carrier	_	-45.8		dBm
Spurious emissions of har- monics in non-restricted bands per FCC Part 15.247/15.35, Emissions tak- en at POUT <sub>MAX</sub> , PAVDD connected to external 3.3 V supply, Test Frequency is 2450 MHz	SPUR <sub>HRM_FCC_</sub> NRR	Continuous transmission of modu- lated carrier	_	-26	_	dBc
Spurious emissions out-of- band (above 2.483 GHz or below 2.4 GHz) in restricted	SPUR <sub>OOB_FCC_</sub> R	Restricted bands 30-88 MHz; con- tinuous transmission of modulated carrier	_	-61	_	dBm
bands, per FCC part 15.205/15.209, Emissions taken at POUT <sub>MAX</sub> , PAVDD connected to external 3.3 V		Restricted bands 88-216 MHz; continuous transmission of modu- lated carrier	_	-58	_	dBm
supply, Test Frequency = 2450 MHz		Restricted bands 216-960 MHz; continuous transmission of modu- lated carrier	_	-55	_	dBm
		Restricted bands >960 MHz; con- tinuous transmission of modulated carrier <sup>4 5</sup>	—	-47	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions out-of- band in non-restricted bands per FCC Part 15.247, Emis- sions taken at POUT <sub>MAX</sub> , PAVDD connected to exter- nal 3.3 V supply, Test Fre- quency = 2450 MHz	SPUR <sub>OOB_FCC_</sub> NR	Above 2.483 GHz or below 2.4 GHz; continuous transmission of modulated carrier	_	-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328 <sup>2</sup>	SPUR <sub>ETSI328</sub>	[2400-BW to 2400], [2483.5 to 2483.5+BW];		-16		dBm
		[2400-2BW to 2400-BW], [2483.5+BW to 2483.5+2BW]; per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440 <sup>2</sup>	SPUR <sub>ETSI440</sub>	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz		-60		dBm
		25-1000 MHz, excluding above frequencies	_	-42	_	dBm
		1G-14G	—	-36	_	dBm

1. Reference packet is defined as 20 octet PSDU, modulated according to 802.15.4-2011 DSSS-OQPSK in the 2.4GHz band, with pseudo-random packet data content.

2. Specified at maximum power output level of 10 dBm.

3. For 2415 MHz, 2 dB of power backoff is used to achieve this value.

4. For 2475 MHz, 2 dB of power backoff is used to achieve this value.

5. For 2480 MHz, 13 dB of power backoff is used to achieve this value.

### 4.1.9.12 RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz.

## Table 4.23. RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 1% PER	SAT	Signal is reference signal <sup>3</sup> . Packet length is 20 octets.	_	10	_	dBm
Sensitivity, 1% PER	SENS	Signal is reference signal. Packet length is 20 octets. Using DC-DC converter.	_	-102.7	_	dBm
		Signal is reference signal. Packet length is 20 octets. Without DC- DC converter.	_	-102.7	_	dBm
Co-channel interferer rejec- tion, 1% PER	CCR	Desired signal 3 dB above sensi- tivity limit	—	-4.6	—	dB
High-side adjacent channel rejection, 1% PER. Desired is reference signal at 3dB	ACR <sub>P1</sub>	Interferer is reference signal at +1 channel-spacing.	—	40.7	—	dB
above reference sensitivity level <sup>4</sup>		Interferer is filtered reference sig- nal <sup>1</sup> at +1 channel-spacing.	—	47	—	dB
		Interferer is CW at +1 channel-spacing <sup>2</sup> .	_	54.3	—	dB
Low-side adjacent channel rejection, 1% PER. Desired	ACR <sub>M1</sub>	Interferer is reference signal at -1 channel-spacing.	_	40.8	_	dB
is reference signal at 3dB above reference sensitivity level <sup>4</sup>		Interferer is filtered reference sig- nal <sup>1</sup> at -1 channel-spacing.	_	47.5	_	dB
		Interferer is CW at -1 channel- spacing.	_	56.5	—	dB
Alternate channel rejection, 1% PER. Desired is refer-	ACR <sub>2</sub>	Interferer is reference signal at ± 2 channel-spacing	_	51.5	_	dB
ence signal at 3dB above reference sensitivity level <sup>4</sup>		Interferer is filtered reference signal <sup>1</sup> at $\pm$ 2 channel-spacing	—	53.7	—	dB
		Interferer is CW at ± 2 channel- spacing	—	62.4	_	dB
Image rejection , 1% PER, Desired is reference signal at 3dB above reference sensi- tivity level <sup>4</sup>	IR	Interferer is CW in image band <sup>2</sup>	_	50.4	_	dB
Blocking rejection of all other channels. 1% PER, Desired	BLOCK	Interferer frequency < Desired fre- quency - 3 channel-spacing	_	58.5	—	dB
is reference signal at 3dB above reference sensitivity level <sup>4</sup> . Interferer is reference signal		Interferer frequency > Desired fre- quency + 3 channel-spacing	_	56.4	_	dB
Blocking rejection of 802.11g signal centered at +12MHz or -13MHz	BLOCK <sub>80211G</sub>	Desired is reference signal at 6dB above reference sensitivity level <sup>4</sup>	—	50	—	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		_	_	5	dBm
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	_	_	dBm
RSSI resolution	RSSI <sub>RES</sub>	over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub>	_	0.25	_	dB
RSSI accuracy in the linear region as defined by 802.15.4-2003	RSSI <sub>LIN</sub>		-	+/-6	_	dB

1. Filter is characterized as a symmetric bandpass centered on the adjacent channel having a 3dB bandwidth of 4.6 MHz and stopband rejection better than 26 dB beyond 3.15 MHz from the adjacent carrier.

2. Due to low-IF frequency, there is some overlap of adjacent channel and image channel bands. Adjacent channel CW blocker tests place the Interferer center frequency at the Desired frequency ± 5 MHz on the channel raster, whereas the image rejection test places the CW interferer near the image frequency of the Desired signal carrier, regardless of the channel raster.

3. Reference signal is defined as O-QPSK DSSS per 802.15.4, Frequency range = 2400-2483.5 MHz, Symbol rate = 62.5 ksymbols/s.

4. Reference sensitivity level is -85 dBm.

## 4.1.10 Sub-GHz RF Transceiver Characteristics

## 4.1.10.1 Sub-GHz RF Transmitter characteristics for 915 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 915 MHz.

Table 4.24.	Sub-GHz RF	Transmitter	characteristics	for 915 MHz Band
-------------	------------	-------------	-----------------	------------------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		902		930	MHz
Maximum TX Power <sup>1</sup>	POUT <sub>MAX</sub>	PAVDD connected directly to ex- ternal 3.3V supply, 20 dBm output power setting	18	19.8	23.3	dBm
		PAVDD connected to DC-DC out- put, 14 dBm output power setting	12.6	14.2	16.1	dBm
Minimum active TX Power	POUT <sub>MIN</sub>		_	-45.5	_	dBm
Output power step size	POUT <sub>STEP</sub>	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply at POUT <sub>MAX</sub>	POUT <sub>VAR_V</sub>	1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected to external supply	_	4.8	_	dB
		1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected to DC-DC out- put	_	1.9	_	dB
Output power variation vs temperature, peak to peak	POUT <sub>VAR_T</sub>	-40 to +85C with PAVDD connec- ted to external supply	_	0.6	1.3	dB
		-40 to +85C with PAVDD connec- ted to DC-DC output	_	0.7	1.4	dB
Output power variation vs RF frequency	POUT <sub>VAR_F</sub>	PAVDD connected to external supply	_	0.2	0.6	dB
		PAVDD connected to DC-DC out- put	_	0.3	0.6	dB
Spurious emissions of har- monics at 20 dBm output	SPUR <sub>HARM_FCC</sub>	In restricted bands, per FCC Part 15.205 / 15.209	_	-45	-42	dBm
power, Conducted measure- ment, 20dBm match, PAVDD = 3.3V, Test Frequency = 915 MHz		In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
Spurious emissions out-of- band at 20 dBm output pow-	SPUR <sub>OOB_FCC_</sub>	In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
er, Conducted measurement, 20dBm match, PAVDD = 3.3V, Test Frequency = 915		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-52	-46	dBm
MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	_	-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-47	-42	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions of har- monics at 14 dBm output	SPUR <sub>HARM_FCC</sub>	In restricted bands, per FCC Part 15.205 / 15.209	_	-47	-42	dBm
power, Conducted measure- ment, 14dBm match, PAVDD connected to DC-DC output, Test Frequency = 915 MHz		In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
Spurious emissions out-of- band at 14 dBm output pow-	SPUR <sub>OOB_FCC_</sub> 14	In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
er, Conducted measurement, 14dBm match, PAVDD con- nected to DC-DC output,		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-52	-46	dBm
Test Frequency = 915 MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	—	-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-45	-42	dBm
Error vector magnitude (off- set EVM), per 802.15.4-2011	EVM	Signal is DSSS-OQPSK reference packet. Modulated according to 802.15.4-2011 DSSS-OQPSK in the 915MHz band, with pseudo- random packet data content. PAVDD connected to external 3.3V supply.	_	1.0	2.8	%rms
Power spectral density limit	PSD	Relative, at carrier ± 1.2 MHz. Average spectral power shall be measured using a 100kHz resolu- tion bandwidth. The reference lev- el shall be the highest average spectral power measured within ± 600kHz of the carrier frequency. PAVDD connected to external 3.3V supply.	_	-37.1	-24.8	dBc/ 100kHz
		Absolute, at carrier ± 1.2 MHz. Average spectral power shall be measured using a 100kHz resolu- tion bandwidth. PAVDD connec- ted to external 3.3V supply.	-	-24.2	-20	dBm/ 100kHz

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

#### 4.1.10.2 Sub-GHz RF Receiver Characteristics for 915 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 915 MHz.

## Table 4.25. Sub-GHz RF Receiver Characteristics for 915 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Tuning frequency range	F <sub>RANGE</sub>		902	_	930	MHz
Max usable input level, 0.1% BER	SAT <sub>500K</sub>	Desired is reference 500 kbps GFSK signal <sup>4</sup>	_	10	_	dBm
Sensitivity	SENS	Desired is reference 4.8 kbps OOK signal <sup>3</sup> , 20% PER	_	-105.2	-100.7	dBm
		Desired is reference 600 bps GFSK signal <sup>6</sup> , 0.1% BER	—	-126.2	_	dBm
		Desired is reference 50 kbps GFSK signal <sup>5</sup> , 0.1% BER	—	-108.2	-104.2	dBm
		Desired is reference 100 kbps GFSK signal <sup>1</sup> , 0.1% BER	—	-105.1	-101.5	dBm
		Desired is reference 500 kbps GFSK signal <sup>4</sup> , 0.1% BER	—	-98.2	-93.2	dBm
		Desired is reference 400 kbps GFSK signal <sup>2</sup> , 1% PER	—	-95.2	-91	dBm
Level above which RFSENSE will trigger <sup>7</sup>	RFSENSE <sub>TRIG</sub>	CW at 915 MHz	—	-28.1	_	dBm
Level below which RFSENSE will not trigger <sup>7</sup>	RFSENSE <sub>THRES</sub>	CW at 915 MHz	_	-50	_	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I <sub>1</sub>	Desired is 4.8 kbps OOK signal <sup>3</sup> at 3dB above sensitivity level, 20% PER	_	48.1	_	dB
		Desired is 600 bps GFSK signal <sup>6</sup> at 3dB above sensitivity level, 0.1% BER	_	71.4	_	dB
		Desired is 50 kbps GFSK signal <sup>5</sup> at 3dB above sensitivity level, 0.1% BER	_	49.8	_	dB
		Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	51.1	_	dB
		Desired is 500 kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	48.1	_	dB
		Desired is 400 kbps 4GFSK sig- nal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	41.4	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Alternate channel selectivity, Interferer is CW at $\pm$ 2 × channel-spacing	C/I <sub>2</sub>	Desired is 4.8 kbps OOK signal <sup>3</sup> at 3dB above sensitivity level, 20% PER	_	56.3	_	dB
		Desired is 600 bps GFSK signal <sup>6</sup> at 3dB above sensitivity level, 0.1% BER	—	74.7		dB
	Desired is 50 kbps GFSK signal <sup>5</sup> at 3dB above sensitivity level, 0.1% BER	_	55.8	_	dB	
		Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	56.4	_	dB
		Desired is 500 kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	51.8	_	dB
		Desired is 400 kbps 4GFSK sig- nal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	46.8	_	dB
Image rejection, Interferer is CW at image frequency	C/I <sub>IMAGE</sub>	Desired is 4.8 kbps OOK signal <sup>3</sup> at 3dB above sensitivity level, 20% PER	_	48.4	_	dB
		Desired is 50 kbps GFSK signal <sup>5</sup> at 3dB above sensitivity level, 0.1% BER	_	54.9	_	dB
		Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	49.1	_	dB
		Desired is 500 kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	47.9	_	dB
		Desired is 400 kbps 4GFSK sig- nal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	42.8	_	dB
Blocking selectivity, 0.1%	C/I <sub>BLOCKER</sub>	Interferer CW at Desired ± 1 MHz	_	58.7	_	dB
BER. Desired is 100 kbps GFSK signal at 3dB above		Interferer CW at Desired ± 2 MHz	—	62.5	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	—	76.4		dB
Intermod selectivity, 0.1% BER. CW interferers at 400 kHz and 800 kHz offsets	C/I <sub>IM</sub>	Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level	_	45	_	dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		_	-	5	dBm
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	-	_	dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub> range	_	0.25	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max spurious emissions dur- ing active receive mode, per FCC Part 15.109(a)	SPUR <sub>RX_FCC</sub>	216-960 MHz	—	-55	-49.2	dBm
		Above 960 MHz		-47	-41.2	dBm
Max spurious emissions dur- ing active receive mode,per ARIB STD-T108 Section 3.3	SPUR <sub>RX_ARIB</sub>	Below 710 MHz, RBW=100kHz	_	-60	-54	dBm
		710-900 MHz, RBW=1MHz	_	-61	-55	dBm
		900-915 MHz, RBW=100kHz		-61	-55	dBm
		915-930 MHz, RBW=100kHz	—	-61	-55	dBm
		930-1000 MHz, RBW=100kHz		-60	-54	dBm
		Above 1000 MHz, RBW=1MHz	—	-53	-47	dBm

1. Definition of reference signal is 100 kbps 2GFSK, BT=0.5, Δf = 50 kHz, RX channel BW = 198.024 kHz, channel spacing = 400 kHz.

2. Definition of reference signal is 400 kbps 4GFSK, BT=0.5, inner deviation = 33.3 kHz, RX channel BW = 368.920 kHz, channel spacing = 600 kHz.

3. Definition of reference signal is 4.8 kbps OOK, RX channel BW = 306.036 kHz, channel spacing = 500 kHz.

4. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 175 kHz, RX channel BW = 835.076 kHz, channel spacing = 1 MHz.

5. Definition of reference signal is 50 kbps 2GFSK, BT=0.5, Δf = 25 kHz, RX channel BW = 99.012 kHz, channel spacing = 200 kHz.

6. Definition of reference signal is 600 bps 2GFSK, BT=0.5,  $\Delta f$  = 0.3 kHz, RX channel BW = 1.2 kHz, channel spacing = 300 kHz.

7. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

## 4.1.10.3 Sub-GHz RF Transmitter characteristics for 868 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 868 MHz.

Table 4.26.	Sub-GHz RF	Transmitter	characteristics	for 868 MHz Band
-------------	------------	-------------	-----------------	------------------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		863	_	876	MHz
Maximum TX Power <sup>1</sup>	POUT <sub>MAX</sub>	PAVDD connected directly to ex- ternal 3.3V supply, 20 dBm output power setting	17.1	19.3	22.9	dBm
		PAVDD connected to DC-DC out- put, 14 dBm output power setting	11.4	13.7	16.5	dBm
Minimum active TX Power	POUT <sub>MIN</sub>		_	-43.5	_	dBm
Output power step size	POUT <sub>STEP</sub>	output power > 0 dBm	—	0.5	_	dB
Output power variation vs supply at POUT <sub>MAX</sub>	POUT <sub>VAR_V_NO</sub> DCDC	1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected to external supply		5	_	dB
		1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected to DC-DC out- put	_	2	_	dB
Output power variation vs temperature, peak to peak	POUT <sub>VAR_T</sub>	-40 to +85C with PAVDD connec- ted to external supply	_	0.6	0.9	dB
		-40 to +85C with PAVDD connec- ted to DC-DC output	_	0.5	1.2	dB
Output power variation vs RF frequency	POUT <sub>VAR_F_NO</sub>	PAVDD connected to external supply		0.2	0.6	dB
		PAVDD connected to DC-DC out- put		0.2	0.8	dB
Spurious emissions of har- monics, Conducted meas- urement, PAVDD connected to DC-DC output, Test Fre- quency = 868 MHz	SPUR <sub>HARM_ETSI</sub>	Per ETSI EN 300-220, Section 7.8.2.1		-35	-30	dBm
Spurious emissions out-of- band, Conducted measure- ment, PAVDD connected to DC-DC output, Test Fre-	SPUR <sub>OOB_ETSI</sub>	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)		-59	-54	dBm
quency = 868 MHz		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz)		-42	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz)	— -36	-30	dBm	
Error vector magnitude (off- set EVM), per 802.15.4-2015	EVM	Signal is DSSS-BPSK reference packet. Modulated according to 802.15.4-2015 DSSS-BPSK in the 868MHz band, with pseudo-ran- dom packet data content. PAVDD connected to external 3.3V supply		5.7	_	%rms

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note:						
		ined by the ordering part number (O ax TX Power column of the Ordering	,		s for all devic	es cov-

#### 4.1.10.4 Sub-GHz RF Receiver Characteristics for 868 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 868 MHz.

# Table 4.27. Sub-GHz RF Receiver Characteristics for 868 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F <sub>RANGE</sub>		863	_	876	MHz
Max usable input level, 0.1% BER	SAT <sub>2k4</sub>	Desired is reference 2.4 kbps GFSK signal <sup>1</sup>	—	10	-	dBm
Max usable input level, 0.1% BER	SAT <sub>38k4</sub>	Desired is reference 38.4 kbps GFSK signal <sup>2</sup>	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal <sup>1</sup> , 0.1% BER	_	-120.6	_	dBm
		Desired is reference 38.4 kbps GFSK signal <sup>2</sup> , 0.1% BER	_	-109.5	-105.4	dBm
		Desired is reference 500 kbps GFSK signal <sup>3</sup> , 0.1% BER	_	-96.4	_	dBm
Level above which RFSENSE will trigger <sup>4</sup>	RFSENSE <sub>TRIG</sub>	CW at 868 MHz	_	-28.1	-	dBm
Level below which RFSENSE will not trigger <sup>4</sup>	RFSENSE <sub>THRES</sub>	CW at 868 MHz	_	-50	-	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I <sub>1</sub>	Desired is 2.4 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	44.5	56.9	-	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	35.4	43	_	dB
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I <sub>2</sub>	Desired is 2.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	56.8	_	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	48.2	_	dB
Image rejection, Interferer is CW at image frequency	C/I <sub>IMAGE</sub>	Desired is 2.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	50.2	_	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	48.7	-	dB
Blocking selectivity, 0.1%	C/I <sub>BLOCKER</sub>	Interferer CW at Desired ± 1 MHz	_	72.1	_	dB
BER. Desired is 2.4 kbps GFSK signal <sup>1</sup> at 3 dB above		Interferer CW at Desired ± 2 MHz	_	77.5	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	_	90.4	-	dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		_	-	5	dBm

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	_	_	dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub> range	—	0.25	_	dBm
Max spurious emissions dur- ing active receive mode	SPUR <sub>RX</sub>	30 MHz to 1 GHz	_	-63	-57	dBm
		1 GHz to 12 GHz	—	-53	-47	dBm

1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.797 kHz, channel spacing = 12.5 kHz.

2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100 kHz.

3. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 125 kHz, RX channel BW = 753.320 kHz.

4. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

#### 4.1.10.5 Sub-GHz RF Transmitter characteristics for 490 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 490 MHz.

Table 4.28.	Sub-GHz RF Tr	ransmitter c	haracteristics	for 490 MHz Band
	•••••••••••••••••••••••••••••••••••••••			

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
RF tuning frequency range	F <sub>RANGE</sub>		470	—	510	MHz
Maximum TX Power <sup>1</sup>	POUT <sub>MAX</sub>	PAVDD connected directly to ex- ternal 3.3V supply	18.1	20.3	23.7	dBm
Minimum active TX Power	POUT <sub>MIN</sub>			-44.9		dBm
Output power step size	POUT <sub>STEP</sub>	output power > 0 dBm	_	0.5		dB
Output power variation vs supply, peak to peak	POUT <sub>VAR_V</sub>	at 20 dBm;1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected directly to external supply	_	4.3	_	dB
Output power variation vs temperature, peak to peak	POUT <sub>VAR_T</sub>	-40 to +85C at 20 dBm	_	0.2	0.9	dB
Output power variation vs RF frequency	POUT <sub>VAR_F</sub>		_	0.2	0.4	dB
Harmonic emissions, 20 dBm output power setting, 490 MHz	SPUR <sub>HARM_CN</sub>	Per China SRW Requirement, Section 2.1, frequencies below 1GHz	_	-40	-36	dBm
		Per China SRW Requirement, Section 2.1, frequencies above 1GHz	_	-36	-30	dBm
Spurious emissions, 20 dBm output power setting, 490 MHz	SPUR <sub>OOB_CN</sub>	Per China SRW Requirement, Section 3 (48.5-72.5MHz, 76-108MHz, 167-223MHz, 470-556MHz, and 606-798MHz)	_	-54	_	dBm
		Per China SRW Requirement, Section 2.1 (other frequencies be- low 1GHz)	_	-42	_	dBm
		Per China SRW Requirement, Section 2.1 (frequencies above 1GHz)	_	-36	_	dBm

Note:

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

#### 4.1.10.6 Sub-GHz RF Receiver Characteristics for 490 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 490 MHz.

# Table 4.29. Sub-GHz RF Receiver Characteristics for 490 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F <sub>RANGE</sub>		470	_	510	dBm
Max usable input level, 0.1% BER	SAT <sub>2k4</sub>	Desired is reference 2.4 kbps GFSK signal <sup>3</sup>	_	10	_	dBm
Max usable input level, 0.1% BER	SAT <sub>38k4</sub>	Desired is reference 38.4 kbps GFSK signal <sup>4</sup>	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal <sup>3</sup> , 0.1% BER	—	-122.2	_	dBm
		Desired is reference 38.4 kbps GFSK signal <sup>4</sup> , 0.1% BER	_	-111.4	-108.9	dBm
		Desired is reference 10 kbps GFSK signal <sup>2</sup> , 0.1% BER	—	-116.8	-113.9	dBm
		Desired is reference 100 kbps GFSK signal <sup>1</sup> , 0.1% BER	_	-107.3	-104.7	dBm
Level above which RFSENSE will trigger <sup>5</sup>	RFSENSE <sub>TRIG</sub>	CW at 490 MHz	_	-28.1	_	dBm
Level below which RFSENSE will not trigger <sup>5</sup>	RFSENSE <sub>THRES</sub>	CW at 490 MHz	_	-50	_	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I <sub>1</sub>	Desired is 2.4 kbps GFSK signal <sup>3</sup> at 3dB above sensitivity level, 0.1% BER	48	60.3	_	dB
		Desired is 38.4kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	38.3	45.6	_	dB
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I <sub>2</sub>	Desired is 2.4kbps GFSK signal <sup>3</sup> at 3dB above sensitivity level, 0.1% BER	_	60.4	_	dB
		Desired is 38.4kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	52.6	_	dB
Image rejection, Interferer is CW at image frequency	C/I <sub>IMAGE</sub>	Desired is 2.4kbps GFSK signal <sup>3</sup> at 3dB above sensitivity level, 0.1% BER	_	56.5	_	dB
		Desired is 38.4kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	54.1	-	dB
Blocking selectivity, 0.1%	C/I <sub>BLOCKER</sub>	Interferer CW at Desired ± 1 MHz	_	73.9	-	dB
BER. Desired is 2.4 kbps GFSK signal <sup>3</sup> at 3 dB above		Interferer CW at Desired ± 2 MHz	_	75.4	-	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	_	90.2	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		_	_	5	dBm
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	_	_	dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub> range	_	0.25	_	dBm
Max spurious emissions dur- ing active receive mode	SPUR <sub>RX</sub>	30 MHz to 1 GHz	_	-53	-47	dBm
		1 GHz to 12 GHz	—	-53	-47	dBm

- 1. Definition of reference signal is 100 kbps 2GFSK, BT=0.5, Δf = 50 kHz, RX channel BW = 198.024 kHz.
- 2. Definition of reference signal is 10 kbps 2GFSK, BT=0.5, Δf = 5 kHz, RX channel BW = 20.038 kHz.
- 3. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5 kHz.
- 4. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100 kHz.
- 5. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

#### 4.1.10.7 Sub-GHz RF Transmitter characteristics for 433 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 433 MHz.

# Table 4.30. Sub-GHz RF Transmitter characteristics for 433 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		426	_	445	MHz
Maximum TX Power <sup>1</sup>	POUT <sub>MAX</sub>	PAVDD connected to DCDC out- put, 14dBm output power	12.5	15.1	17.4	dBm
		PAVDD connected to DCDC out- put, 10dBm output power	8.3	10.6	13.3	dBm
Minimum active TX Power	POT <sub>MIN</sub>		—	-42	_	dBm
Output power step size	POUT <sub>STEP</sub>	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply, peak to peak, Pout = 10dBm	POUT <sub>VAR_V</sub>	At 10 dBm;1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD = DC-DC output	_	1.7	_	dB
Output power variation vs temperature, peak to peak, Pout= 10dBm	POUT <sub>VAR_T</sub>	-40 to +85C at 10dBm	_	0.5	1.2	dB
Output power variation vs RF frequency, Pout = 10dBm	POUT <sub>VAR_F</sub>		_	0.1	0.2	dB
Spurious emissions of har- monics FCC, Conducted measurement, 14dBm match, PAVDD connected to DCDC output, Test Frequen- cy = 434 MHz	SPUR <sub>HARM_FCC</sub>	In restricted bands, per FCC Part 15.205 / 15.209	_	-47	-42	dBm
		In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
Spurious emissions out-of- band FCC, Conducted	SPUR <sub>OOB_FCC</sub>	In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
measurement, 14dBm match, PAVDD connected to DCDC output, Test Frequen-		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-52	-46	dBm
cy = 434 MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	_	-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-47	-42	dBm
Spurious emissions of har- monics ETSI, Conducted	SPUR <sub>HARM_ETSI</sub>	Per ETSI EN 300-220, Section 7.8.2.1 (frequencies below 1Ghz)	_	-42	-36	dBm
measurement, 14dBm match, PAVDD connected to DCDC output, Test Frequen- cy = 434 MHz		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1Ghz)	_	-36	-30	dBm

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Spurious emissions out-of- band ETSI, Conducted measurement, 14dBm match, PAVDD connected to	SPUR <sub>OOB_ETSI</sub>	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)	_	-60	-54	dBm
DCDC output, Test Frequen- cy = 434 MHz		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz)	_	-42	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz)	_	-36 -30	-30	dBm

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

#### 4.1.10.8 Sub-GHz RF Receiver Characteristics for 433 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 433 MHz.

# Table 4.31. Sub-GHz RF Receiver Characteristics for 433 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F <sub>RANGE</sub>		426	_	445	MHz
Max usable input level, 0.1% BER	SAT <sub>2k4</sub>	Desired is reference 2.4 kbps GFSK signal <sup>2</sup>	_	10	_	dBm
Max usable input level, 0.1% BER	SAT <sub>50k</sub>	Desired is reference 50 kbps GFSK signal <sup>4</sup>	_	10	_	dBm
Sensitivity	SENS	Desired is reference 4.8 kbps OOK signal <sup>3</sup> , 20% PER	_	-107.4	_	dBm
		Desired is reference 100 kbps GFSK signal <sup>1</sup> , 0.1% BER	_	-107.3	-105	dBm
		Desired is reference 50 kbps GFSK signal <sup>4</sup> , 0.1% BER	_	-110.3	-107.2	dBm
		Desired is reference 2.4 kbps GFSK signal <sup>2</sup> , 0.1% BER	_	-123.1	_	dBm
		Desired is reference 9.6 kbps GFSK signal <sup>5</sup> , 1% PER	_	-112.6	-109	dBm
Level above which RFSENSE will trigger <sup>6</sup>	RFSENSETRIG	CW at 433 MHz	_	-28.1	_	dBm
Level below which RFSENSE will not trigger <sup>6</sup>	RFSENSETHRES	CW at 433 MHz	_	-50	_	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I <sub>1</sub>	Desired is 4.8 kbps OOK signal <sup>3</sup> at 3dB above sensitivity level, 20% PER	_	51.6	_	dB
		Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	35	44.1	_	dB
		Desired is 2.4 kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	47	61.5	_	dB
		Desired is 50 kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	45.6	53.1	-	dB
		Desired is 9.6 kbps 4GFSK sig- nal <sup>5</sup> at 3dB above sensitivity level, 1% PER	_	35.7	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I <sub>2</sub>	Desired is 4.8 kbps OOK signal <sup>3</sup> at 3dB above sensitivity level, 20% PER	_	57.8	_	dB
		Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	54.6	_	dB
		Desired is 2.4 kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	62.4	—	dB
		Desired is 50 kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	58.1	_	dB
		Desired is 9.6 kbps 4GFSK sig- nal <sup>5</sup> at 3dB above sensitivity level, 1% PER	_	50.6	_	dB
Image rejection, Interferer is CW at image frequency	C/I <sub>IMAGE</sub>	Desired is 4.8 kbps OOK signal <sup>3</sup> at 3dB above sensitivity level, 20% PER	_	46.5	_	dB
		Desired is 100 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	51.7	_	dB
		Desired is 2.4 kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	57.5	_	dB
		Desired is 50 kbps GFSK signal <sup>4</sup> at 3dB above sensitivity level, 0.1% BER	_	54.4	_	dB
		Desired is 9.6 kbps 4GFSK sig- nal <sup>5</sup> at 3dB above sensitivity level, 1% PER	_	48	_	dB
Blocking selectivity, 0.1% BER. Desired is 2.4 kbps GFSK signal <sup>2</sup> at 3dB above	C/I <sub>BLOCKER</sub>	Interferer CW at Desired ± 1 MHz	_	75.7		dB
		Interferer CW at Desired ± 2 MHz	—	77.2	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	—	92	_	dB
Intermod selectivity, 0.1% BER. CW interferers at 12.5 kHz and 25 kHz offsets	C/I <sub>IM</sub>	Desired is 2.4 kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level	_	58.8	_	dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		_	-	5	dBm
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	_		dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub> range	_	0.25	_	dBm
Max spurious emissions dur-	SPUR <sub>RX_FCC</sub>	216-960 MHz	_	-55	-49	dBm
ing active receive mode, per FCC Part 15.109(a)		Above 960 MHz	—	-47	-41	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max spurious emissions dur- ing active receive mode, per ETSI 300-220 Section 8.6	SPUR <sub>RX_ETSI</sub>	Below 1000 MHz	—	-63	-57	dBm
		Above 1000 MHz	—	-53	-47	dBm
Max spurious emissions dur- ing active receive mode, per ARIB STD T67 Section 3.3(5)	SPUR <sub>RX_ARIB</sub>	Below 710 MHz, RBW=100kHz	_	-60	-54	dBm

1. Definition of reference signal is 100 kbps 2GFSK, BT=0.5, Δf = 50 kHz, RX channel BW = 198.024 kHz, channel spacing = 200 kHz.

2. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5 kHz.

3. Definition of reference signal is 4.8 kbps OOK, RX channel BW = 306.036 kHz, channel spacing = 500 kHz.

4. Definition of reference signal is 50 kbps 2GFSK, BT=0.5,  $\Delta f$  = 25 kHz, RX channel BW = 99.012 kHz, channel spacing = 200 kHz.

5. Definition of reference signal is 9.6 kbps 4GFSK, BT=0.5, inner deviation = 0.8 kHz, RX channel BW = 8.5 kHz, channel spacing = 12.5 kHz.

6. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

#### 4.1.10.9 Sub-GHz RF Transmitter characteristics for 315 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 315 MHz.

## Table 4.32. Sub-GHz RF Transmitter characteristics for 315 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		195	_	358	MHz
Maximum TX Power <sup>1</sup>	POUT <sub>MAX</sub>	PAVDD connected to DC-DC out- put	13.8	17.2	21.1	dBm
Minimum active TX Power	POUT <sub>MIN</sub>			-43.9	_	dBm
Output power step size	POUT <sub>STEP</sub>	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply	POUT <sub>VAR_V</sub>	1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD = DC-DC output	_	1.8	_	dB
Output power variation vs temperature	POUT <sub>VAR_T</sub>		_	0.5	1.2	dB
Output power variation vs RF frequency	POUT <sub>VAR_F</sub>		_	0.1	0.7	dB
Spurious emissions of har- monics at 14 dBm output power, Conducted measure- ment, 14dBm match, PAVDD connected to DC-DC output, Test Frequency = 303 MHz	SPUR <sub>HARM_FCC</sub>	In restricted bands, per FCC Part 15.205 / 15.209	_	-47	-42	dBm
		In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
Spurious emissions out-of- band at 14 dBm output pow- er, Conducted measurement, 14dBm match, PAVDD con- nected to DC-DC output, Test Frequency = 303 MHz	SPUR <sub>OOB_FCC</sub>	In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-52	-46	dBm
		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	_	-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-47	-42	dBm

## Note:

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

#### 4.1.10.10 Sub-GHz RF Receiver Characteristics for 315 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 315 MHz.

# Table 4.33. Sub-GHz RF Receiver Characteristics for 315 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F <sub>RANGE</sub>		195	_	358	dBm
Max usable input level, 0.1% BER	SAT <sub>2k4</sub>	Desired is reference 2.4 kbps GFSK signal <sup>1</sup>	—	10	-	dBm
Max usable input level, 0.1% BER	SAT <sub>38k4</sub>	Desired is reference 38.4 kbps GFSK signal <sup>2</sup>	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal <sup>1</sup> , 0.1% BER	_	-123.2	-120.7	dBm
		Desired is reference 38.4 kbps GFSK signal <sup>2</sup> , 0.1% BER	_	-111.4	-108.6	dBm
		Desired is reference 500 kbps GFSK signal <sup>3</sup> , 0.1% BER	_	-98.8	-95.5	dBm
Level above which RFSENSE will trigger <sup>4</sup>	RFSENSE <sub>TRIG</sub>	CW at 315 MHz	_	-28.1	-	dBm
Level below which RFSENSE will not trigger <sup>4</sup>	RFSENSE <sub>THRES</sub>	CW at 315 MHz	_	-50	-	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I <sub>1</sub>	Desired is 2.4 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	54.1	63.6	-	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	49.9	-	dB
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I <sub>2</sub>	Desired is 2.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	—	64.2	-	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level <sup>2</sup> , 0.1% BER	_	56.2	-	dB
Image rejection, Interferer is CW at image frequency	C/I <sub>IMAGE</sub>	Desired is 2.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	53	-	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	51.4	-	dB
Blocking selectivity, 0.1%	C/I <sub>BLOCKER</sub>	Interferer CW at Desired ± 1 MHz	_	75	_	dB
BER. Desired is 2.4 kbps GFSK signal <sup>1</sup> at 3 dB above sensitivity level		Interferer CW at Desired ± 2 MHz	_	76.5	_	dB
		Interferer CW at Desired ± 10 MHz	72.6	91.9	-	dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		—	-	5	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	_	—	dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub> range	—	0.25	—	dBm
	SPUR <sub>RX_FCC</sub>	216-960 MHz	_	-63	-57	dBm
ing active receive mode, per FCC Part 15.109(a)		Above 960MHz		-53	-47	dBm

1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5 kHz.

2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100 kHz.

3. Definition of reference signal is 500 kbps 2GFSK, BT=0.5,  $\Delta f$  = 125 kHz, RX channel BW = 753.320 kHz.

4. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

#### 4.1.10.11 Sub-GHz RF Transmitter Characteristics for 169 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 169 MHz.

Table 4.34.	Sub-GHz RF Transmitte	r Characteristics for	r 169 MHz Band
		enalasteneties is	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		169	—	170	MHz
Maximum TX Power <sup>1</sup>	POUT <sub>MAX</sub>	PAVDD connected to external 3.3 V supply	18.1	19.7	22.4	dBm
Minimum active TX Power	POUT <sub>MIN</sub>			-42.6	-	dBm
Output power step size	POUT <sub>STEP</sub>	output power > 0 dBm	—	0.5	_	dB
Output power variation vs supply, peak to peak	POUT <sub>VAR_V</sub>	1.8 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected to external supply	_	4.8	5.0	dB
Output power variation vs temperature, peak to peak	POUT <sub>VAR_T</sub>	-40 to +85C at 20dBm	—	0.6	1.2	dB
Spurious emissions of har- monics, Conducted meas- urement, PAVDD = 3.3V, Test Frequency = 169 MHz	SPUR <sub>HARM_ETSI</sub>	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)	_	-42	_	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz) <sup>2</sup>	_	-38	_	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz) <sup>2</sup>	_	-36	_	dBm
Spurious emissions out-of- band, Conducted measure- ment, PAVDD = 3.3V, Test Frequency = 169 MHz	SPUR <sub>OOB_ETSI</sub>	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)	_	-42	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz)	_	-42	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz)	_	-36	-30	dBm

#### Note:

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. Typical value marginally passes specification. Additional margin can be obtained by increasing the order of the harmonic filter.

#### 4.1.10.12 Sub-GHz RF Receiver Characteristics for 169 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 169 MHz.

## Table 4.35. Sub-GHz RF Receiver Characteristics for 169 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Tuning frequency range	F <sub>RANGE</sub>		169	—	170	dBm
Max usable input level, 0.1% BER	SAT <sub>2k4</sub>	Desired is reference 2.4 kbps GFSK signal <sup>1</sup>	_	10	—	dBm
Max usable input level, 0.1% BER	SAT <sub>38k4</sub>	Desired is reference 38.4 kbps GFSK signal <sup>2</sup>	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal <sup>1</sup> , 0.1% BER	_	-124	_	dBm
		Desired is reference 38.4 kbps GFSK signal <sup>2</sup> , 0.1% BER	_	-112.2	-108	dBm
		Desired is reference 500 kbps GFSK signal <sup>3</sup> , 0.1% BER	_	-99.2	-96	dBm
Level above which RFSENSE will trigger <sup>4</sup>	RFSENSE <sub>TRIG</sub>	CW at 169 MHz	_	-28.1	_	dBm
Level below which RFSENSE will not trigger <sup>4</sup>	RFSENSE <sub>THRES</sub>	CW at 169 MHz	_	-50	_	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 x channel-spacing	C/I <sub>1</sub>	Desired is 2.4 kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	64.8	—	dB
		Desired is 38.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	43.3	51.4	—	dB
Alternate channel selectivity, Interferer is CW at ± 2 x channel-spacing	C/I <sub>2</sub>	Desired is 2.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	67.4	_	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	60.6	_	dB
Image rejection, Interferer is CW at image frequency	C/I <sub>IMAGE</sub>	Desired is 2.4kbps GFSK signal <sup>1</sup> at 3dB above sensitivity level, 0.1% BER	_	47.1	_	dB
		Desired is 38.4kbps GFSK signal <sup>2</sup> at 3dB above sensitivity level, 0.1% BER	_	47.1	_	dB
Blocking selectivity, 0.1%	C/I <sub>BLOCKER</sub>	Interferer CW at Desired ± 1 MHz	_	73.4	_	dB
BER. Desired is 2.4 kbps GFSK signal <sup>1</sup> at 3 dB above		Interferer CW at Desired ± 2 MHz	_	75	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	80	90.1		dB
Upper limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MAX</sub>		_	-	5	dBm

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Lower limit of input power range over which RSSI reso- lution is maintained	RSSI <sub>MIN</sub>		-98	_	_	dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub> range	—	0.25	_	dBm
Max spurious emissions dur- ing active receive mode	SPUR <sub>RX</sub>	30 MHz to 1 GHz	_	-63	-57	dBm
		1 GHz to 12 GHz	—	-53	-47	dBm

1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5 kHz.

2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100 kHz.

3. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 125 kHz, RX channel BW = 753.320 kHz.

4. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

#### 4.1.11 Modem

#### Symbol Parameter **Test Condition** Max Unit Min Тур **Receive Bandwidth BW**<sub>RX</sub> Configurable range with 38.4 MHz 0.1 \_\_\_\_ 2530 kHz crystal **IF Frequency** f<sub>IF</sub> Configurable range with 38.4 MHz 150 1371 kHz crystal. Selected steps available. Configurable in steps of 1 chip 2 DSSS symbol length $SL_{DSSS}$ 32 chips \_\_\_\_ 4 DSSS Bits per symbol Configurable 1 **BPS**<sub>DSSS</sub> bits/ symbol

#### Table 4.36. Modem

### 4.1.12 Oscillators

# 4.1.12.1 Low-Frequency Crystal Oscillator (LFXO)

# Table 4.37. Low-Frequency Crystal Oscillator (LFXO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f <sub>LFXO</sub>		—	32.768	_	kHz
Supported crystal equivalent series resistance (ESR)	ESR <sub>LFXO</sub>		_	_	70	kΩ
Supported range of crystal load capacitance <sup>1</sup>	C <sub>LFXO_CL</sub>		6	_	18	pF
On-chip tuning cap range <sup>2</sup>	C <sub>LFXO_T</sub>	On each of LFXTAL_N and LFXTAL_P pins	8	_	40	pF
On-chip tuning cap step size	SS <sub>LFXO</sub>		_	0.25	_	pF
Current consumption after startup <sup>3</sup>	I <sub>LFXO</sub>	ESR = 70 kOhm, $C_L$ = 7 pF, GAIN <sup>4</sup> = 2, AGC <sup>4</sup> = 1		273		nA
Start- up time	t <sub>LFXO</sub>	ESR = 70 kOhm, $C_L$ = 7 pF, GAIN <sup>4</sup> = 2		308		ms

Note:

1. Total load capacitance as seen by the crystal.

 The effective load capacitance seen by the crystal will be C<sub>LFXO\_T</sub> /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.

3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register.

4. In CMU\_LFXOCTRL register.

#### 4.1.12.2 High-Frequency Crystal Oscillator (HFXO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f <sub>HFXO</sub>	38.4 MHz required for radio trans- ciever operation	38	38.4	40	MHz
Supported crystal equivalent series resistance (ESR)	ESR <sub>HFXO_38M4</sub>	Crystal frequency 38.4 MHz	—	_	60	Ω
Supported range of crystal load capacitance <sup>1</sup>	C <sub>HFXO_CL</sub>		6		12	pF
On-chip tuning cap range <sup>2</sup>	C <sub>HFXO_T</sub>	On each of HFXTAL_N and HFXTAL_P pins	TBD	20	TBD	pF
On-chip tuning capacitance step	SS <sub>HFXO</sub>		_	0.04		pF
Startup time	t <sub>HFXO</sub>	38.4 MHz, ESR = 50 Ohm, C <sub>L</sub> = 10 pF	_	300	_	μs
Frequency tolerance for the crystal	FT <sub>HFXO</sub>	38.4 MHz, ESR = 50 Ohm, C <sub>L</sub> = 10 pF	-40	_	40	ppm

## Table 4.38. High-Frequency Crystal Oscillator (HFXO)

#### Note:

1. Total load capacitance as seen by the crystal.

2. The effective load capacitance seen by the crystal will be C<sub>HFXO\_T</sub> /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.

# 4.1.12.3 Low-Frequency RC Oscillator (LFRCO)

#### Table 4.39. Low-Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f <sub>LFRCO</sub>	ENVREF <sup>2</sup> = 1	TBD	32.768	TBD	kHz
		ENVREF <sup>2</sup> = 0	TBD	32.768	TBD	kHz
Startup time	t <sub>LFRCO</sub>		_	500	_	μs
Current consumption <sup>1</sup>	I <sub>LFRCO</sub>	ENVREF = 1 in CMU_LFRCOCTRL	-	342		nA
		ENVREF = 0 in CMU_LFRCOCTRL	_	494		nA

#### Note:

1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register.

2. In CMU\_LFRCOCTRL register.

#### 4.1.12.4 Precision Low-Frequency RC Oscillator (PLFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f <sub>PLFRCO</sub>		TBD	32.768	TBD	kHz
Frequency accuracy	fplfrco_acc	Across operating temperature range	TBD	+/-500	TBD	ppm
Startup time	tPLFRCO		_	36.7	_	ms
Current consumption	I <sub>PLFRCO</sub>	3.3 V supply, T = 25 °C, recalibra- tion once per minute	—	854	—	nA

## Table 4.40. Precision Low-Frequency RC Oscillator (PLFRCO)

## 4.1.12.5 High-Frequency RC Oscillator (HFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Frequency accuracy	fhfrco_acc	At production calibrated frequen- cies, across supply voltage and temperature	TBD	_	TBD	%
Start-up time	t <sub>HFRCO</sub>	f <sub>HFRCO</sub> ≥ 19 MHz	—	300	_	ns
		4 < f <sub>HFRCO</sub> < 19 MHz	—	1	_	μs
		f <sub>HFRCO</sub> ≤ 4 MHz	—	2.5	_	μs
Current consumption on all	I <sub>HFRCO</sub>	f <sub>HFRCO</sub> = 38 MHz	—	267	TBD	μA
supplies		f <sub>HFRCO</sub> = 32 MHz	—	224	TBD	μA
		f <sub>HFRCO</sub> = 26 MHz	—	189	TBD	μA
		f <sub>HFRCO</sub> = 19 MHz	_	154	TBD	μA
		f <sub>HFRCO</sub> = 16 MHz	_	133	TBD	μA
		f <sub>HFRCO</sub> = 13 MHz	_	118	TBD	μA
		f <sub>HFRCO</sub> = 7 MHz	_	89	TBD	μA
		f <sub>HFRCO</sub> = 4 MHz	_	34	TBD	μA
		f <sub>HFRCO</sub> = 2 MHz	_	29	TBD	μΑ μΑ μΑ
		f <sub>HFRCO</sub> = 1 MHz	_	26	TBD	μA
Coarse trim step size (% of period)	SS <sub>HFRCO_COARS</sub>		_	0.8	_	%
Fine trim step size (% of pe- riod)	SS <sub>HFRCO_FINE</sub>			0.1		%
Period jitter	PJ <sub>HFRCO</sub>		_	0.2	_	% RMS
Frequency limits	f <sub>HFRCO_BAND</sub>	FREQRANGE = 0	TBD	_	TBD	MHz
		FREQRANGE = 1	TBD	_	TBD	MHz
		FREQRANGE = 2	TBD		TBD	MHz
		FREQRANGE = 3	TBD		TBD	MHz
		FREQRANGE = 4	TBD	—	TBD	MHz
		FREQRANGE = 5	TBD	_	TBD	MHz
		FREQRANGE = 6	TBD		TBD	MHz
		FREQRANGE = 7	TBD		TBD	MHz
		FREQRANGE = 8	TBD		TBD	MHz
		FREQRANGE = 9	TBD		TBD	MHz

# Table 4.41. High-Frequency RC Oscillator (HFRCO)

#### 4.1.12.6 Auxiliary High-Frequency RC Oscillator (AUXHFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Frequency accuracy	fauxhfrco_acc	At production calibrated frequen- cies, across supply voltage and temperature	TBD	_	TBD	%
Start-up time	t <sub>AUXHFRCO</sub>	f <sub>AUXHFRCO</sub> ≥ 19 MHz	_	400	_	ns
		4 < f <sub>AUXHFRCO</sub> < 19 MHz	_	1.4	—	μs
		f <sub>AUXHFRCO</sub> ≤ 4 MHz	_	2.5	_	μs
Current consumption on all	I <sub>AUXHFRCO</sub>	f <sub>AUXHFRCO</sub> = 38 MHz	_	187	TBD	μA
supplies		f <sub>AUXHFRCO</sub> = 32 MHz	—	152	TBD	μA
		f <sub>AUXHFRCO</sub> = 26 MHz	_	131	TBD	μA
		f <sub>AUXHFRCO</sub> = 19 MHz	_	106	TBD	μA
		f <sub>AUXHFRCO</sub> = 16 MHz	_	97	TBD	μA
		f <sub>AUXHFRCO</sub> = 13 MHz	_	75	TBD	μA
		f <sub>AUXHFRCO</sub> = 7 MHz	_	52	TBD	μA
		f <sub>AUXHFRCO</sub> = 4 MHz	_	29	TBD	μA
		f <sub>AUXHFRCO</sub> = 2 MHz	_	26	TBD	μA
		f <sub>AUXHFRCO</sub> = 1 MHz	_	25	TBD	μA
Coarse trim step size (% of period)	SS <sub>AUXHFR</sub> - CO_COARSE		_	0.8	_	%
Fine trim step size (% of pe- riod)	SS <sub>AUXHFR-</sub> CO_FINE		_	0.1	_	%
Period jitter	PJ <sub>AUXHFRCO</sub>			0.2	_	% RMS

## Table 4.42. Auxiliary High-Frequency RC Oscillator (AUXHFRCO)

#### 4.1.12.7 Ultra-low Frequency RC Oscillator (ULFRCO)

## Table 4.43. Ultra-low Frequency RC Oscillator (ULFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Oscillation frequency	f <sub>ULFRCO</sub>		TBD	1	TBD	kHz

#### 4.1.13 Flash Memory Characteristics<sup>5</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC <sub>FLASH</sub>		10000	_	_	cycles
Flash data retention	RET <sub>FLASH</sub>		10	_	_	years
Word (32-bit) programming time	tw_prog	Burst write, 128 words, average time per word	20	26.3	30	μs
		Single word	62	68.9	80	μs
Page erase time <sup>4</sup>	tPERASE		20	29.5	40	ms
Mass erase time <sup>1</sup>	t <sub>MERASE</sub>		20	30	40	ms
Device erase time <sup>2 3</sup>	t <sub>DERASE</sub>		_	56.2	70	ms
Page erase current <sup>6</sup>	I <sub>ERASE</sub>		_	_	2.0	mA
Write current <sup>6</sup>	I <sub>WRITE</sub>		_	_	3.5	mA
Supply voltage during flash erase and write	V <sub>FLASH</sub>		1.62		3.6	V

## Table 4.44. Flash Memory Characteristics<sup>5</sup>

## Note:

- 1. Mass erase is issued by the CPU and erases all flash.
- 2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).

3. From setting the DEVICEERASE bit in AAP\_CMD to 1 until the ERASEBUSY bit in AAP\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.

- 4. From setting the ERASEPAGE bit in MSC\_WRITECMD to 1 until the BUSY bit in MSC\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 5. Flash data retention information is published in the Quarterly Quality and Reliability Report.

6. Measured at 25 °C.

# 4.1.14 General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V <sub>IL</sub>	GPIO pins	_	_	IOVDD*0.3	V
Input high voltage	V <sub>IH</sub>	GPIO pins	IOVDD*0.7	—	_	V
Output high voltage relative	V <sub>OH</sub>	Sourcing 3 mA, IOVDD $\ge$ 3 V,	IOVDD*0.8	_	_	V
to IOVDD		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sourcing 1.2 mA, IOVDD $\ge$ 1.62 V,	IOVDD*0.6	_	_	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sourcing 20 mA, IOVDD ≥ 3 V,	IOVDD*0.8	—	_	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
		Sourcing 8 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	_	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
Output low voltage relative to	V <sub>OL</sub>	Sinking 3 mA, IOVDD $\geq$ 3 V,	_	_	IOVDD*0.2	V
IOVDD		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sinking 1.2 mA, IOVDD ≥ 1.62 V,	_	—	IOVDD*0.4	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sinking 20 mA, IOVDD $\ge$ 3 V,	—		IOVDD*0.2	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
		Sinking 8 mA, IOVDD ≥ 1.62 V,	—		IOVDD*0.4	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
Input leakage current	I <sub>IOLEAK</sub>	All GPIO except LFXO pins, GPIO ≤ IOVDD	_	0.1	TBD	nA
		LFXO Pins, GPIO ≤ IOVDD	_	0.1	TBD	nA
Input leakage current on 5VTOL pads above IOVDD	I <sub>5VTOLLEAK</sub>	IOVDD < GPIO ≤ IOVDD + 2 V	—	3.3	15	μA
I/O pin pull-up/pull-down re- sistor	R <sub>PUD</sub>		TBD	40	TBD	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t <sub>IOGLITCH</sub>		15	25	45	ns

# Table 4.45. General-Purpose I/O (GPIO)

to 70% of V <sub>IO</sub> DRIVESTRENGTH <sup>1</sup> = STRONG		1.8 4.5 2.2	_	ns
$\begin{array}{c} DRIVESTRENGTH^1 = STRONG\\ \\ SLEWRATE^1 = 0x6\\ \\ C_L = 50 \ pF,\\ \\ DRIVESTRENGTH^1 = WEAK,\\ \\ SLEWRATE^1 = 0x6\\ \\ \\ Output \ rise \ time, \ From \ 30\%\\ t_{IOOR} \end{array} t_{IOOR} \qquad \begin{array}{c} C_L = 50 \ pF,\\ \\ DRIVESTRENGTH^1 = STRONG\\ \\ \\ DRIVESTRENGTH^1 = STRONG\\ \\ \\ DRIVESTRENGTH^1 = STRONG\\ \end{array}$	;, 		_	ns
$C_{L} = 50 \text{ pF},$ $DRIVESTRENGTH^{1} = WEAK,$ $SLEWRATE^{1} = 0x6$ Output rise time, From 30% to 70% of V <sub>IO</sub> $t_{IOOR}$ $C_{L} = 50 \text{ pF},$ $DRIVESTRENGTH^{1} = STRONG$			_	ns
Dutput rise time, From 30% to 70% of VIO $t_{IOOR}$ $C_L = 50 \text{ pF}$ , DRIVESTRENGTH1 = STRONG			_	ns
Output rise time, From 30% to 70% of $V_{IO}$ $t_{IOOR}$ $C_L = 50 \text{ pF}$ , DRIVESTRENGTH1 = STRONG		2.2		
Output rise time, From 30% to 70% of $V_{IO}$ $t_{IOOR}$ $C_L = 50 \text{ pF},$ DRIVESTRENGTH1 = STRONG		2.2		
to 70% of V <sub>IO</sub> DRIVESTRENGTH <sup>1</sup> = STRONG	_	2.2		
DRIVESTRENGTH <sup>1</sup> = STRONG			_	ns
	i,			
SLEWRATE = 0x6 <sup>1</sup>				
C <sub>L</sub> = 50 pF,		7.4	_	ns
DRIVESTRENGTH <sup>1</sup> = WEAK,				
SLEWRATE <sup>1</sup> = 0x6				
Note:			1	1

## 4.1.15 Voltage Monitor (VMON)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Supply current (including I_SENSE)	I <sub>VMON</sub>	In EM0 or EM1, 1 supply moni- tored	_	6.3	TBD	μA
		In EM0 or EM1, 4 supplies moni- tored	—	12.5	TBD	μA
		In EM2, EM3 or EM4, 1 supply monitored and above threshol	_	62	_	nA
		In EM2, EM3 or EM4, 1 supply monitored and below threshold	_	62	_	nA
		In EM2, EM3 or EM4, 4 supplies monitored and all above threshold	—	99	_	nA
		In EM2, EM3 or EM4, 4 supplies monitored and all below threshold	—	99	_	nA
Loading of monitored supply	I <sub>SENSE</sub>	In EM0 or EM1	_	2	_	μA
		In EM2, EM3 or EM4	_	2	_	nA
Threshold range	V <sub>VMON_RANGE</sub>		1.62	_	3.4	V
Threshold step size	N <sub>VMON_STESP</sub>	Coarse	_	200	_	mV
		Fine	_	20	_	mV
Response time	t <sub>VMON_RES</sub>	Supply drops at 1V/µs rate	—	460	_	ns
Hysteresis	V <sub>VMON_HYST</sub>		—	26	_	mV

## Table 4.46. Voltage Monitor (VMON)

## 4.1.16 Analog to Digital Converter (ADC)

Specified at 1 Msps, ADCCLK = 16 MHz, BIASPROG = 0, GPBIASACC = 0, unless otherwise indicated.

Table 4.47.	Analog to Digital Converter (ADC)
-------------	-----------------------------------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	VRESOLUTION		6		12	Bits
Input voltage range	V <sub>ADCIN</sub>	Single ended	—		V <sub>FS</sub>	V
		Differential	-V <sub>FS</sub> /2		V <sub>FS</sub> /2	V
Input range of external refer- ence voltage, single ended and differential	V <sub>ADCREFIN_P</sub>		1	_	V <sub>AVDD</sub>	V
Power supply rejection <sup>2</sup>	PSRR <sub>ADC</sub>	At DC	—	80	_	dB
Analog input common mode rejection ratio	CMRR <sub>ADC</sub>	At DC		80	-	dB
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_CONTI-</sub> NOUS_LP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	—	270	TBD	μA
Continous operation. WAR- MUPMODE <sup>4</sup> = KEEPADC- WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 1 <sup>3</sup>		125	-	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 1 <sup>3</sup>		80	-	μA
Current from all supplies, us- ing internal reference buffer. Duty-cycled operation. WAR- MUPMODE <sup>4</sup> = NORMAL	I <sub>ADC_NORMAL_LP</sub>	35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>		45	-	μA
		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>		8	-	μA
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_STAND-</sub> BY_LP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>		105	-	μA
Duty-cycled operation. AWARMUPMODE <sup>4</sup> = KEEP- INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	_	70	-	μA
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_CONTI-</sub> NOUS_HP	1 Msps / 16 MHz ADCCLK, BIA-SPROG = 0, GPBIASACC = 0 $^3$		325	-	μA
Continous operation. WAR- MUPMODE <sup>4</sup> = KEEPADC- WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 0 <sup>3</sup>		175	-	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 0 <sup>3</sup>		125	-	μΑ
Current from all supplies, us- ing internal reference buffer. Duty-cycled operation. WAR- MUPMODE <sup>4</sup> = NORMAL	IADC_NORMAL_HP	35 ksps / 16 MHz ADCCLK, BIA-SPROG = 0, GPBIASACC = 0 $^3$		85	-	μA
		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 0 <sup>3</sup>	_	16	-	μA
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_STAND-</sub> BY_HP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 <sup>3</sup>	_	160	-	μA
Duty-cycled operation. AWARMUPMODE <sup>4</sup> = KEEP- INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 <sup>-3</sup>		125	-	μA
Current from HFPERCLK	IADC_CLK	HFPERCLK = 16 MHz		140	_	μA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
ADC clock frequency	f <sub>ADCCLK</sub>		—		16	MHz
Throughput rate	f <sub>ADCRATE</sub>		_		1	Msps
Conversion time <sup>1</sup>	t <sub>ADCCONV</sub>	6 bit		7		cycles
		8 bit	_	9	_	cycles
		12 bit	_	13	_	cycles
Startup time of reference	t <sub>ADCSTART</sub>	WARMUPMODE <sup>4</sup> = NORMAL	_	_	5	μs
generator and ADC core		WARMUPMODE <sup>4</sup> = KEEPIN- STANDBY	—	_	2	μs
		WARMUPMODE <sup>4</sup> = KEEPINSLO- WACC	_	_	1	μs
SNDR at 1Msps and f <sub>IN</sub> = 10kHz	SNDR <sub>ADC</sub>	Internal reference <sup>6</sup> , differential measurement	TBD	67	_	dB
		External reference <sup>5</sup> , differential measurement	_	68	_	dB
Spurious-free dynamic range (SFDR)	SFDR <sub>ADC</sub>	1 MSamples/s, 10 kHz full-scale sine wave	_	75	_	dB
Differential non-linearity (DNL)	DNL <sub>ADC</sub>	12 bit resolution, No missing co- des	TBD	_	TBD	LSB
Integral non-linearity (INL), End point method	INL <sub>ADC</sub>	12 bit resolution	TBD	_	TBD	LSB
Offset error	VADCOFFSETERR		TBD	0.25	TBD	LSB
Gain error in ADC	VADCGAIN	Using internal reference	_	-0.2	TBD	%
		Using external reference	_	-1	_	%
Temperature sensor slope	V <sub>TS_SLOPE</sub>		—	-1.84	_	mV/°C

1. Derived from ADCCLK.

2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU\_PWRCTRL.

3. In ADCn\_BIASPROG register.

4. In ADCn\_CNTL register.

5. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL\_REF or SCANCTRL\_REF register field and VREFP in the SINGLECTRLX\_VREFSEL or SCANCTRLX\_VREFSEL field. The differential input range with this configuration is ± 1.25 V.

6. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL\_REF or SCANCTRL\_REF register field. The differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.

## 4.1.17 Analog Comparator (ACMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V <sub>ACMPIN</sub>	ACMPVDD = ACMPn_CTRL_PWRSEL <sup>1</sup>	_	_	V <sub>ACMPVDD</sub>	V
Supply voltage	VACMPVDD	BIASPROG <sup>4</sup> $\leq$ 0x10 or FULL- BIAS <sup>4</sup> = 0	1.8	—	V <sub>VREGVDD</sub> MAX	V
		$0x10 < BIASPROG^4 \le 0x20$ and FULLBIAS <sup>4</sup> = 1	2.1	_	V <sub>VREGVDD</sub> MAX	V
Active current not including	I <sub>ACMP</sub>	$BIASPROG^4 = 1$ , $FULLBIAS^4 = 0$	—	50	_	nA
voltage reference <sup>2</sup>		$BIASPROG^4 = 0x10, FULLBIAS^4 = 0$	—	306	_	nA
		BIASPROG <sup>4</sup> = 0x02, FULLBIAS <sup>4</sup> = 1	_	6.1	_	μA
		BIASPROG <sup>4</sup> = 0x20, FULLBIAS <sup>4</sup> = 1	_	74	TBD	μA
Current consumption of inter- nal voltage reference <sup>2</sup>	IACMPREF	VLP selected as input using 2.5 V Reference / 4 (0.625 V)	_	50	_	nA
		VLP selected as input using VDD		20	_	nA
		VBDIV selected as input using 1.25 V reference / 1	_	4.1	-	μA
		VADIV selected as input using VDD/1	_	2.4	-	μA

## Table 4.48. Analog Comparator (ACMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Hysteresis (V <sub>CM</sub> = 1.25 V,	V <sub>ACMPHYST</sub>	HYSTSEL <sup>5</sup> = HYST0	TBD	0	TBD	mV
$BIASPROG^4 = 0x10, FULL-$ $BIAS^4 = 1)$		HYSTSEL <sup>5</sup> = HYST1	TBD	18	TBD	mV
,		HYSTSEL <sup>5</sup> = HYST2	TBD	33	TBD	mV
		HYSTSEL <sup>5</sup> = HYST3	TBD	46	TBD	mV
		HYSTSEL <sup>5</sup> = HYST4	TBD	57	TBD	mV
		HYSTSEL <sup>5</sup> = HYST5	TBD	68	TBD	mV
		HYSTSEL <sup>5</sup> = HYST6	TBD	79	TBD	mV
		HYSTSEL <sup>5</sup> = HYST7	TBD	90	TBD	mV
		HYSTSEL <sup>5</sup> = HYST8	TBD	0	TBD	mV
		HYSTSEL <sup>5</sup> = HYST9	TBD	-18	TBD	mV
		HYSTSEL <sup>5</sup> = HYST10	TBD	-33	TBD	mV
		HYSTSEL <sup>5</sup> = HYST11	TBD	-45	TBD	mV
		HYSTSEL <sup>5</sup> = HYST12	TBD	-57	TBD	mV
		HYSTSEL <sup>5</sup> = HYST13	TBD	-67	TBD	mV
		HYSTSEL <sup>5</sup> = HYST14	TBD	-78	TBD	mV
		HYSTSEL <sup>5</sup> = HYST15	TBD	-88	TBD	mV
Comparator delay <sup>3</sup>	t <sub>ACMPDELAY</sub>	$BIASPROG^4 = 1$ , $FULLBIAS^4 = 0$		30	_	μs
		$BIASPROG^4 = 0x10, FULLBIAS^4 = 0$		3.7	_	μs
		BIASPROG <sup>4</sup> = 0x02, FULLBIAS <sup>4</sup> = 1		360	_	ns
		BIASPROG <sup>4</sup> = 0x20, FULLBIAS <sup>4</sup> = 1		35	_	ns
Offset voltage	VACMPOFFSET	BIASPROG <sup>4</sup> =0x10, FULLBIAS <sup>4</sup> = 1	TBD	_	TBD	mV
Reference voltage	V <sub>ACMPREF</sub>	Internal 1.25 V reference	TBD	1.25	TBD	V
		Internal 2.5 V reference	TBD	2.5	TBD	V
Capacitive sense internal re- sistance	R <sub>CSRES</sub>	CSRESSEL <sup>6</sup> = 0	—	infinite	_	kΩ
		CSRESSEL <sup>6</sup> = 1	—	15	_	kΩ
		CSRESSEL <sup>6</sup> = 2	—	27	_	kΩ
		CSRESSEL <sup>6</sup> = 3		39	_	kΩ
		CSRESSEL <sup>6</sup> = 4	_	51		kΩ
		CSRESSEL <sup>6</sup> = 5		102	_	kΩ
		CSRESSEL <sup>6</sup> = 6	_	164	_	kΩ
		CSRESSEL <sup>6</sup> = 7		239	_	kΩ

<ul> <li>Note:</li> <li>1. ACMPVDD is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD.</li> <li>2. The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. I<sub>ACMPTOTAL</sub> = I<sub>ACMP</sub> + I<sub>ACMPREF</sub>.</li> <li>3. ± 100 mV differential drive.</li> <li>4. In ACMPn_CTRL register.</li> <li>5. In ACMPn_HYSTERESIS register.</li> <li>6. In ACMPn_INPUTSEL register.</li> </ul>	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
<ol> <li>2. The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. I<sub>ACMPTOTAL</sub> = I<sub>ACMP</sub> + I<sub>ACMPREF</sub>.</li> <li>3. ± 100 mV differential drive.</li> <li>4. In ACMPn_CTRL register.</li> <li>5. In ACMPn_HYSTERESIS register.</li> </ol>		v chosen by the set	tting in ACMPn_CTRL_PWRSEL ar	id may be IOVDI	). AVDD or D	VDD.	
4. In ACMPn_CTRL register. 5. In ACMPn_HYSTERESIS register.	2. The total ACMP current	-		-			ACMP +
5. In ACMPn_HYSTERESIS register.	3. ± 100 mV differential of	Irive.					
_ 0	4. In ACMPn_CTRL regi	ster.					
6. In ACMPn_INPUTSEL register.	5. In ACMPn_HYSTERE	SIS register.					
	6. In ACMPn_INPUTSEL	register.					

## 4.1.18 Digital to Analog Converter (VDAC)

DRIVESTRENGTH = 2 unless otherwise specified. Primary VDAC output.

Table 4.49.	Digital to	<b>Analog Converter</b>	(VDAC)
-------------	------------	-------------------------	--------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output voltage	V <sub>DACOUT</sub>	Single-Ended	0	—	V <sub>VREF</sub>	V
		Differential <sup>2</sup>	-V <sub>VREF</sub>		V <sub>VREF</sub>	V
Current consumption includ- ing references (2 channels) <sup>1</sup>	IDAC	500 ksps, 12-bit, DRIVES- TRENGTH = 2, REFSEL = 4	_	396	_	μA
		44.1 ksps, 12-bit, DRIVES- TRENGTH = 1, REFSEL = 4	—	72	_	μA
		200 Hz refresh rate, 12-bit Sam- ple-Off mode in EM2, DRIVES- TRENGTH = 2, BGRREQTIME = 1, EM2REFENTIME = 9, REFSEL = 4, SETTLETIME = 0x0A, WAR- MUPTIME = 0x02	_	1.2	_	μΑ
Current from HFPERCLK <sup>4</sup>	I <sub>DAC_CLK</sub>		_	5.8	—	µA/MHz
Sample rate	SR <sub>DAC</sub>		_		500	ksps
DAC clock frequency	f <sub>DAC</sub>		_		1	MHz
Conversion time	t <sub>DACCONV</sub>	f <sub>DAC</sub> = 1MHz	2		_	μs
Settling time	t <sub>DACSETTLE</sub>	50% fs step settling to 5 LSB	_	2.5	_	μs
Startup time	t <sub>DACSTARTUP</sub>	Enable to 90% fs output, settling to 10 LSB	_	_	12	μs
Output impedance	R <sub>OUT</sub>	DRIVESTRENGTH = 2, 0.4 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.4 V, -8 mA $<$ I <sub>OUT</sub> $<$ 8 mA, Full supply range	_	2	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.4 V, -400 µA $<$ I <sub>OUT</sub> $<$ 400 µA, Full supply range	_	2	_	Ω
		$\label{eq:DRIVESTRENGTH} \begin{array}{l} DRIVESTRENGTH = 2, 0.1 V \leq \\ V_{OUT} \leq V_{OPA} - 0.1 V, -2 mA < \\ I_{OUT} < 2 mA, Full supply range \end{array}$	_	2	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.1 V, -100 µA $<$ I <sub>OUT</sub> $<$ 100 µA, Full supply range	_	2	_	Ω
Power supply rejection ratio <sup>6</sup>	PSRR	Vout = 50% fs. DC	_	65.5	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal to noise and distortion ratio (1 kHz sine wave),	SNDR <sub>DAC</sub>	500 ksps, single-ended, internal 1.25V reference	_	60.4	_	dB
Noise band limited to 250 kHz		500 ksps, single-ended, internal 2.5V reference	—	61.6	_	dB
		500 ksps, single-ended, 3.3V VDD reference	_	64.0	_	dB
		500 ksps, differential, internal 1.25V reference	_	63.3	_	dB
		500 ksps, differential, internal 2.5V reference	_	64.4	_	dB
		500 ksps, differential, 3.3V VDD reference	_	65.8		dB
Signal to noise and distortion ratio (1 kHz sine wave), Noise band limited to 22 kHz	SNDR <sub>DAC_BAND</sub>	500 ksps, single-ended, internal 1.25V reference	_	65.3	_	dB
		500 ksps, single-ended, internal 2.5V reference	_	66.7	_	dB
		500 ksps, single-ended, 3.3V VDD reference	_	70.0	_	dB
		500 ksps, differential, internal 1.25V reference	_	67.8	_	dB
		500 ksps, differential, internal 2.5V reference	_	69.0		dB
		500 ksps, differential, 3.3V VDD reference	_	68.5		dB
Total harmonic distortion	THD		_	70.2		dB
Differential non-linearity <sup>3</sup>	DNL <sub>DAC</sub>		TBD	_	TBD	LSB
Intergral non-linearity	INL <sub>DAC</sub>		TBD	_	TBD	LSB
Offset error <sup>5</sup>	V <sub>OFFSET</sub>	T = 25 °C	TBD	_	TBD	mV
		Across operating temperature range	TBD	_	TBD	mV
Gain error <sup>5</sup>	V <sub>GAIN</sub>	T = 25 °C, Low-noise internal ref- erence (REFSEL = 1V25LN or 2V5LN)	TBD	_	TBD	%
		T = 25 °C, Internal reference (RE- FSEL = 1V25 or 2V5)	TBD	_	TBD	%
		T = 25 °C, External reference (REFSEL = VDD or EXT)	TBD	_	TBD	%
		Across operating temperature range, Low-noise internal refer- ence (REFSEL = 1V25LN or 2V5LN)	TBD	_	TBD	%
		Across operating temperature range, Internal reference (RE- FSEL = 1V25 or 2V5)	TBD	_	TBD	%
		Across operating temperature range, External reference (RE- FSEL = VDD or EXT)	TBD	_	TBD	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External load capactiance, OUTSCALE=0	C <sub>LOAD</sub>		_	_	TBD	pF

- 1. Supply current specifications are for VDAC circuitry operating with static output only and do not include current required to drive the load.
- 2. In differential mode, the output is defined as the difference between two single-ended outputs. Absolute voltage on each output is limited to the single-ended range.
- 3. Entire range is monotonic and has no missing codes.
- 4. Current from HFPERCLK is dependent on HFPERCLK frequency. This current contributes to the total supply current used when the clock to the DAC module is enabled in the CMU.
- 5. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.
- 6. PSRR calculated as 20 \*  $\log_{10}(\Delta VDD / \Delta V_{OUT})$ , VDAC output at 90% of full scale

## 4.1.19 Current Digital to Analog Converter (IDAC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Number of ranges	N <sub>IDAC_RANGES</sub>		_	4		ranges
Output current	IIDAC_OUT	RANGSEL <sup>1</sup> = RANGE0	0.05	_	1.6	μA
		RANGSEL <sup>1</sup> = RANGE1	1.6	_	4.7	μΑ
		RANGSEL <sup>1</sup> = RANGE2	0.5	_	16	μΑ
		RANGSEL <sup>1</sup> = RANGE3	2	_	64	μA
Linear steps within each range	N <sub>IDAC_STEPS</sub>		_	32	_	steps
Step size	SS <sub>IDAC</sub>	RANGSEL <sup>1</sup> = RANGE0	_	50	_	nA
		RANGSEL <sup>1</sup> = RANGE1	_	100	-	nA
		RANGSEL <sup>1</sup> = RANGE2	_	500	_	nA
		RANGSEL <sup>1</sup> = RANGE3	_	2	_	μA
Total accuracy, STEPSEL <sup>1</sup> = 0x80	ACCIDAC	EM0 or EM1, AVDD=3.3 V, T = 25 °C	TBD	_	TBD	%
		EM0 or EM1, Across operating temperature range	TBD	_	TBD	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE0, AVDD=3.3 V, T = 25 °C	_	-2	_	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE1, AVDD=3.3 V, T = 25 °C	_	-1.7	_	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE2, AVDD=3.3 V, T = 25 °C	_	-0.8	_	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE0, AVDD=3.3 V, T = 25 °C	_	-0.7	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE1, AVDD=3.3 V, T = 25 °C	_	-0.6	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE2, AVDD=3.3 V, T = 25 °C		-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
Start up time	tidac_su	Output within 1% of steady state value	_	5	_	μs

## Table 4.50. Current Digital to Analog Converter (IDAC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Settling time, (output settled	t <sub>IDAC_SETTLE</sub>	Range setting is changed	—	5	_	μs
within 1% of steady state value),		Step value is changed	_	1		μs
Current consumption <sup>2</sup>	I <sub>IDAC</sub>	EM0 or EM1 Source mode, ex- cluding output current, Across op- erating temperature range	—	11	TBD	μA
		EM0 or EM1 Sink mode, exclud- ing output current, Across operat- ing temperature range	_	13	TBD	μA
		EM2 or EM3 Source mode, ex- cluding output current, T = 25 °C	_	0.023	_	μA
		EM2 or EM3 Sink mode, exclud- ing output current, T = 25 °C	—	0.041	_	μA
		EM2 or EM3 Source mode, ex- cluding output current, $T \ge 85 ^\circ\text{C}$	—	11		μA
		EM2 or EM3 Sink mode, exclud- ing output current, T ≥ 85 °C	—	13	_	μA
source mode, source current	ICOMP_SRC	RANGESEL1=0, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -100 mv)	_	0.11		%
change relative to current sourced at 0 V		RANGESEL1=1, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -100 mV)	_	0.06	_	%
		RANGESEL1=2, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -150 mV)	_	0.04		%
		RANGESEL1=3, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -250 mV)	_	0.03		%
Output voltage compliance in sink mode, sink current	ICOMP_SINK	RANGESEL1=0, output voltage = 100 mV	_	0.12		%
change relative to current sunk at IOVDD		RANGESEL1=1, output voltage = 100 mV	—	0.05	_	%
		RANGESEL1=2, output voltage = 150 mV	_	0.04	_	%
		RANGESEL1=3, output voltage = 250 mV	_	0.03	_	%

1. In IDAC\_CURPROG register.

2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU\_PWRCTRL register and PWRSEL in the IDAC\_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects between AVDD (0) and DVDD (1).

## 4.1.20 Capacitive Sense (CSEN)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single conversion time (1x	t <sub>CNV</sub>	12-bit SAR Conversions	_	20.2	_	μs
accumulation)		16-bit SAR Conversions		26.4	_	μs
		Delta Modulation Conversion (sin- gle comparison)	_	1.55	-	μs
Maximum external capacitive load	C <sub>EXTMAX</sub>	CS0CG=7 (Gain = 1x), including routing parasitics	_	68	_	pF
		CS0CG=0 (Gain = 10x), including routing parasitics	_	680	_	pF
Maximum external series impedance	R <sub>EXTMAX</sub>		—	1	-	kΩ
Supply current, EM2 bonded conversions, WARMUP- MODE=NORMAL, WAR- MUPCNT=0	ICSEN_BOND	12-bit SAR conversions, 20 ms conversion rate, CS0CG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) <sup>1</sup>	_	326	_	nA
		Delta Modulation conversions, 20 ms conversion rate, CS0CG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) <sup>1</sup>	_	226	_	nA
		12-bit SAR conversions, 200 ms conversion rate, CS0CG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) <sup>1</sup>	_	33	_	nA
		Delta Modulation conversions, 200 ms conversion rate, CS0CG=7 (Gain = 1x), 10 chan- nels bonded (total capacitance of 330 pF) <sup>1</sup>	_	25	_	nA
Supply current, EM2 scan conversions, WARMUP- MODE=NORMAL, WAR-	ICSEN_EM2	12-bit SAR conversions, 20 ms scan rate, CS0CG=0 (Gain = 10x), 8 samples per scan <sup>1</sup>	—	690	_	nA
MUPCNT=0		Delta Modulation conversions, 20 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), CS0CG=0 (Gain = 10x), 8 sam- ples per scan <sup>1</sup>	_	515	_	nA
		12-bit SAR conversions, 200 ms scan rate, CS0CG=0 (Gain = 10x), 8 samples per scan <sup>1</sup>	—	79	-	nA
		Delta Modulation conversions, 200 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), CS0CG=0 (Gain = 10x), 8 samples per scan <sup>1</sup>	_	57	_	nA

## Table 4.51. Capacitive Sense (CSEN)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM	ICSEN_ACTIVE	SAR or Delta Modulation conver- sions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on		90.5	_	μA
HFPERCLK supply current	ICSEN_HFPERCLK	Current contribution from HFPERCLK when clock to CSEN block is enabled.	_	2.25	_	µA/MHz

 Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total\_current = single\_sample\_current \* (number\_of\_channels \* accumulation)).

## 4.1.21 Operational Amplifier (OPAMP)

Unless otherwise indicated, specified conditions are: Non-inverting input configuration, VDD = 3.3 V, DRIVESTRENGTH = 2, MAIN-OUTEN = 1,  $C_{LOAD}$  = 75 pF with OUTSCALE = 0, or  $C_{LOAD}$  = 37.5 pF with OUTSCALE = 1. Unit gain buffer and 3X-gain connection as specified in table footnotes<sup>8 1</sup>.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply voltage	V <sub>OPA</sub>	HCMDIS = 0, Rail-to-rail input range	2	_	3.8	V
		HCMDIS = 1	1.62	_	3.8	V
Input voltage	V <sub>IN</sub>	HCMDIS = 0, Rail-to-rail input range	$V_{VSS}$	_	V <sub>OPA</sub>	V
		HCMDIS = 1	V <sub>VSS</sub>	_	V <sub>OPA</sub> -1.2	V
Input impedance	R <sub>IN</sub>		100		_	MΩ
Output voltage	V <sub>OUT</sub>		V <sub>VSS</sub>		V <sub>OPA</sub>	V
Load capacitance <sup>2</sup>	C <sub>LOAD</sub>	OUTSCALE = 0	—		75	pF
		OUTSCALE = 1	_		37.5	pF
Output impedance	R <sub>OUT</sub>	DRIVESTRENGTH = 2 or 3, 0.4 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.4 V, -8 mA < I <sub>OUT</sub> < 8 mA, Buffer connection, Full supply range	_	0.25	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.4 V, -400 µA $<$ I <sub>OUT</sub> $<$ 400 µA, Buffer connection, Full supply range	_	0.6	_	Ω
		DRIVESTRENGTH = 2 or 3, 0.1 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.1 V, -2 mA $<$ I <sub>OUT</sub> $<$ 2 mA, Buffer connection, Full supply range	_	0.4	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.1 V, -100 µA $<$ I <sub>OUT</sub> $<$ 100 µA, Buffer connection, Full supply range	_	1	_	Ω
Internal closed-loop gain	G <sub>CL</sub>	Buffer connection	TBD	1	TBD	-
		3x Gain connection	TBD	2.99	TBD	-
		16x Gain connection	TBD	15.7	TBD	-
Active current <sup>4</sup>	I <sub>OPA</sub>	DRIVESTRENGTH = 3, OUT- SCALE = 0	_	580	_	μA
		DRIVESTRENGTH = 2, OUT- SCALE = 0	_	176	_	μA
		DRIVESTRENGTH = 1, OUT- SCALE = 0	_	13	_	μA
		DRIVESTRENGTH = 0, OUT- SCALE = 0	—	4.7	_	μA

#### Table 4.52. Operational Amplifier (OPAMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Open-loop gain	G <sub>OL</sub>	DRIVESTRENGTH = 3	—	135	—	dB
		DRIVESTRENGTH = 2		137	_	dB
		DRIVESTRENGTH = 1		121		dB
		DRIVESTRENGTH = 0	—	109		dB
Loop unit-gain frequency <sup>7</sup>	UGF	DRIVESTRENGTH = 3, Buffer connection	—	3.38	_	MHz
		DRIVESTRENGTH = 2, Buffer connection	—	0.9	_	MHz
		DRIVESTRENGTH = 1, Buffer connection	_	132	_	kHz
		DRIVESTRENGTH = 0, Buffer connection	_	34	_	kHz
		DRIVESTRENGTH = 3, 3x Gain connection	—	2.57	_	MHz
		DRIVESTRENGTH = 2, 3x Gain connection	_	0.71	_	MHz
		DRIVESTRENGTH = 1, 3x Gain connection	_	113	_	kHz
		DRIVESTRENGTH = 0, 3x Gain connection	_	28	_	kHz
Phase margin	PM	DRIVESTRENGTH = 3, Buffer connection	_	67		0
		DRIVESTRENGTH = 2, Buffer connection	_	69	_	o
		DRIVESTRENGTH = 1, Buffer connection	_	63	_	0
		DRIVESTRENGTH = 0, Buffer connection	_	68	_	0
Output voltage noise	N <sub>OUT</sub>	DRIVESTRENGTH = 3, Buffer connection, 10 Hz - 10 MHz	_	146	_	μVrms
		DRIVESTRENGTH = 2, Buffer connection, 10 Hz - 10 MHz	_	163	_	µVrms
		DRIVESTRENGTH = 1, Buffer connection, 10 Hz - 1 MHz	_	170	_	µVrms
		DRIVESTRENGTH = 0, Buffer connection, 10 Hz - 1 MHz	_	176		µVrms
		DRIVESTRENGTH = 3, 3x Gain connection, 10 Hz - 10 MHz	_	313	_	µVrms
		DRIVESTRENGTH = 2, 3x Gain connection, 10 Hz - 10 MHz	_	271	_	µVrms
		DRIVESTRENGTH = 1, 3x Gain connection, 10 Hz - 1 MHz	_	247	_	μVrms
		DRIVESTRENGTH = 0, 3x Gain connection, 10 Hz - 1 MHz	_	245	_	μVrms

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Slew rate <sup>5</sup>	SR	DRIVESTRENGTH = 3, INCBW=1 <sup>3</sup>	_	4.7	_	V/µs
		DRIVESTRENGTH = 3, INCBW=0	—	1.5	_	V/µs
		DRIVESTRENGTH = 2, INCBW=1 <sup>3</sup>	—	1.27	_	V/µs
		DRIVESTRENGTH = 2, INCBW=0	_	0.42	_	V/µs
		DRIVESTRENGTH = 1, INCBW=1 <sup>3</sup>	—	0.17	—	V/µs
		DRIVESTRENGTH = 1, INCBW=0	_	0.058	_	V/µs
		DRIVESTRENGTH = 0, INCBW=1 <sup>3</sup>	_	0.044	_	V/µs
		DRIVESTRENGTH = 0, INCBW=0	_	0.015	_	V/µs
Startup time <sup>6</sup>	T <sub>START</sub>	DRIVESTRENGTH = 2	_	_	TBD	μs
Input offset voltage	V <sub>OSI</sub>	DRIVESTRENGTH = 2 or 3, T = 25 °C	TBD	_	TBD	mV
		DRIVESTRENGTH = 1 or 0, T = 25 °C	TBD	_	TBD	mV
		DRIVESTRENGTH = 2 or 3, across operating temperature range	TBD	_	TBD	mV
		DRIVESTRENGTH = 1 or 0, across operating temperature range	TBD	_	TBD	mV
DC power supply rejection ratio <sup>9</sup>	PSRR <sub>DC</sub>	Input referred	_	70	—	dB
DC common-mode rejection ratio <sup>9</sup>	CMRR <sub>DC</sub>	Input referred	_	70	_	dB
Total harmonic distortion	THD <sub>OPA</sub>	DRIVESTRENGTH = 2, 3x Gain connection, 1 kHz, $V_{OUT}$ = 0.1 V to $V_{OPA}$ - 0.1 V	_	90	_	dB
		DRIVESTRENGTH = 0, 3x Gain connection, 0.1 kHz, $V_{OUT}$ = 0.1 V to $V_{OPA}$ - 0.1 V	_	90	_	dB

• .		Test Condition	Min	Тур	Max	Unit
Note:		·		· · · · · ·		
1. Specified configuration V. Nominal voltage g		guration is: INCBW = 1, HCMDIS = 1	, RESINSEL = `	VSS, V <sub>INPUT</sub> =	0.5 V, V <sub>OUT</sub>	<sub>PUT</sub> = 1.5
2. If the maximum $C_{LOA}$	<sub>.D</sub> is exceeded, an is	solation resistor is required for stabilit	y. See AN0038	for more inform	mation.	
3. When INCBW is set t or the OPAMP may n		ndwidth is increased. This is allowed o	only when the n	ion-inverting cl	ose-loop gai	in is ≥ 3,
drive the resistor feed	back network. The	. When the OPAMP is connected with internal resistor feedback network ha P drives 1.5 V between output and gro	s total resistance			
5. Step between 0.2V a	nd V <sub>OPA</sub> -0.2V, 10%	-90% rising/falling range.				
6. From enable to outpu	t settled. In sample-	-and-off mode, RC network after OPA	MP will contrib	ute extra delay	/. Settling eri	ror < 1mV
-	-	bandwidth product of the OPAMP. In of the feedback network.	3x Gain conneo	ction, UGF is th	ne gain-band	lwidth
8. Specified configuration V <sub>OUTPUT</sub> = 0.5 V.	n for Unit gain buffe	er configuration is: INCBW = 0, HCME	DIS = 0, RESIN	SEL = DISABL	E. V <sub>INPUT</sub> =	0.5 V,
		ode transitions the region from V <sub>OPA</sub> -1 o this transition region.	1.4V to V <sub>OPA</sub> -1\	/, input offset v	will change. I	PSRR

## 4.1.22 Pulse Counter (PCNT)

#### Table 4.53. Pulse Counter (PCNT)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input frequency	F <sub>IN</sub>	Asynchronous Single and Quad- rature Modes	—	_	10	MHz
		Sampled Modes with Debounce filter set to 0.	—	—	8	kHz

#### 4.1.23 Analog Port (APORT)

#### Table 4.54. Analog Port (APORT)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current <sup>2 1</sup>	IAPORT	Operation in EM0/EM1	—	7	—	μA
		Operation in EM2/EM3		915	_	nA

#### Note:

1. Specified current is for continuous APORT operation. In applications where the APORT is not requested continuously (e.g. periodic ACMP requests from LESENSE in EM2), the average current requirements can be estimated by mutiplying the duty cycle of the requests by the specified continuous current number.

2. Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported module currents. Additional peripherals requesting access to APORT do not incur further current.

#### 4.1.24 I2C

# 4.1.24.1 I2C Standard-mode (Sm)<sup>1</sup>

# Table 4.55. I2C Standard-mode (Sm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	100	kHz
SCL clock low time	t <sub>LOW</sub>		4.7	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		4	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		250	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD_DAT</sub>		100		3450	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		4.7	_		μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		4	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		4	_		μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		4.7	_	_	μs

Note:

1. For CLHR set to 0 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time ( $t_{HD_DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ).

#### 4.1.24.2 I2C Fast-mode (Fm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	400	kHz
SCL clock low time	t <sub>LOW</sub>		1.3	_	_	μs
SCL clock high time	tнigн		0.6	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		100	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD_DAT</sub>		100	_	900	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.6	—	_	μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		0.6	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.6	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		1.3			μs

## Table 4.56. I2C Fast-mode (Fm)<sup>1</sup>

Note:

1. For CLHR set to 1 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

# 4.1.24.3 I2C Fast-mode Plus (Fm+)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	—	1000	kHz
SCL clock low time	t <sub>LOW</sub>		0.5	—	_	μs
SCL clock high time	t <sub>ніGH</sub>		0.26	_	—	μs
SDA set-up time	t <sub>SU_DAT</sub>		50	_	_	ns
SDA hold time	t <sub>HD_DAT</sub>		100	_	_	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.26	_	_	μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		0.26	_	—	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.26	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		0.5	_	_	μs

## Table 4.57. I2C Fast-mode Plus (Fm+)<sup>1</sup>

## Note:

1. For CLHR set to 0 or 1 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

### 4.1.25 USART SPI

#### **SPI Master Timing**

# Table 4.58. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCLK period <sup>1 3 2</sup>	t <sub>SCLK</sub>		2 * <sup>t</sup> HFPERCLK	—	_	ns
CS to MOSI <sup>1 3</sup>	t <sub>CS_MO</sub>		-12.5	_	14	ns
SCLK to MOSI <sup>1 3</sup>	t <sub>SCLK_MO</sub>		-8.5	_	10.5	ns
MISO setup time <sup>1 3</sup>	tsu_мі	IOVDD = 1.62 V	90	_	_	ns
		IOVDD = 3.0 V	42	—	_	ns
MISO hold time <sup>1 3</sup>	t <sub>H_MI</sub>		-9		_	ns

#### Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. t<sub>HFPERCLK</sub> is one period of the selected HFPERCLK.

3. Measurement done with 8 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ ).




Figure 4.1. SPI Master Timing Diagram

#### **SPI Slave Timing**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 3 2</sup>	t <sub>SCLK</sub>		6 * t <sub>HFPERCLK</sub>	_	_	ns
SCLK high time <sup>1 3 2</sup>	t <sub>SCLK_HI</sub>		2.5 * <sup>t</sup> HFPERCLK	_	_	ns
SCLK low time <sup>1 3 2</sup>	t <sub>SCLK_LO</sub>		2.5 * t <sub>HFPERCLK</sub>	_	_	ns
CS active to MISO <sup>1 3</sup>	t <sub>CS_ACT_MI</sub>		4	—	70	ns
CS disable to MISO <sup>1 3</sup>	t <sub>CS_DIS_MI</sub>		4		50	ns
MOSI setup time <sup>1 3</sup>	t <sub>SU_MO</sub>		8		_	ns
MOSI hold time <sup>1 3 2</sup>	t <sub>H_MO</sub>		7	_	_	ns
SCLK to MISO <sup>1 3 2</sup>	t <sub>sclk_мі</sub>		10 + 1.5 * <sup>t</sup> HFPERCLK	_	65 + 2.5 * t <sub>HFPERCLK</sub>	ns

## Table 4.59. SPI Slave Timing

#### Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. t<sub>HFPERCLK</sub> is one period of the selected HFPERCLK.

3. Measurement done with 8 pF output loading at 10% and 90% of V<sub>DD</sub> (figure shows 50% of V<sub>DD</sub>).




Figure 4.2. SPI Slave Timing Diagram

#### 4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

#### 4.2.1 Supply Current




Figure 4.3. EM0 Active Mode Typical Supply Current vs. Temperature




Figure 4.4. EM1 Sleep Mode Typical Supply Current vs. Temperature

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.




Figure 4.5. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Temperature




Figure 4.6. EM0 and EM1 Mode Typical Supply Current vs. Supply

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.




Figure 4.7. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Supply

### 4.2.2 DC-DC Converter

Default test conditions: CCM mode, LDCDC = 4.7 µH, CDCDC = 4.7 µF, VDCDC\_I = 3.3 V, VDCDC\_O = 1.8 V, FDCDC\_LN = 7 MHz




Figure 4.8. DC-DC Converter Typical Performance Characteristics




Figure 4.9. DC-DC Converter Transition Waveforms

## 4.2.3 2.4 GHz Radio




Figure 4.10. 2.4 GHz RF Transmitter Output Power





Figure 4.11. 2.4 GHz RF Receiver Sensitivity

# 5. Typical Connection Diagrams

### 5.1 Power

Typical power supply connections for direct supply, without using the internal DC-DC converter, are shown in the following figure.



### Figure 5.1. EFR32BG13 Typical Application Circuit: Direct Supply Configuration without DC-DC converter

Typical power supply circuits using the internal DC-DC converter are shown below. The MCU operates from the DC-DC converter supply. For low RF transmit power applications less than 13dBm, the RF PA may be supplied by the DC-DC converter. For OPNs supporting high power RF transmission, the RF PA must be directly supplied by VDD for RF transmit power greater than 13 dBm.




Figure 5.2. EFR32BG13 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC)




Figure 5.3. EFR32BG13 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDD)

#### 5.2 RF Matching Networks

Typical RF matching network circuit diagrams are shown in Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 118 for applications in the 2.4GHz band, and in Figure 5.5 Typical Sub-GHz RF impedance-matching network circuits on page 118 for applications in the sub-GHz band. Application-specific component values can be found in the EFR32xG13 Reference Manual. For low RF transmit power applications less than 13dBm, the two-element match is recommended. For OPNs supporting high power RF transmission, the four-element match is recommended for high RF transmit power (> 13dBm).






Figure 5.4. Typical 2.4 GHz RF impedance-matching network circuits



Sub-GHz Match Topology I (169-450 MHz)









### 5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002: "Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/32bit-appnotes).

# 6. Pin Definitions

# 6.1 QFN48 2.4 GHz and Sub-GHz Device Pinout






The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 6.3 GPIO Functionality Table or 6.4 Alternate Functionality Overview.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PF0	1	GPIO (5V)
PF1	2	GPIO (5V)	PF2	3	GPIO (5V)
PF3	4	GPIO (5V)	PF4	5	GPIO (5V)
PF5	6	GPIO (5V)	PF6	7	GPIO (5V)
PF7	8	GPIO (5V)	RFVDD	9	Radio power supply
HFXTAL_N	10	High Frequency Crystal input pin.	HFXTAL_P	11	High Frequency Crystal output pin.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	12	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	SUBGRF_OP	13	Sub GHz Differential RF output, positive path.
SUBGRF_ON	14	Sub GHz Differential RF output, nega- tive path.	SUBGRF_IP	15	Sub GHz Differential RF input, positive path.
SUBGRF_IN	16	Sub GHz Differential RF input, negative path.	RFVSS	17	Radio Ground
PAVSS	18	Power Amplifier (PA) voltage regulator VSS	2G4RF_ION	19	2.4 GHz Differential RF input/output, negative path. This pin should be exter nally grounded.
2G4RF_IOP	20	2.4 GHz Differential RF input/output, positive path.	PAVDD	21	Power Amplifier (PA) voltage regulator VDD input
PD13	22	GPIO	PD14	23	GPIO
PD15	24	GPIO	PA0	25	GPIO
PA1	26	GPIO	PA2	27	GPIO
PA3	28	GPIO	PA4	29	GPIO
PA5	30	GPIO (5V)	PB11	31	GPIO
PB12	32	GPIO	PB13	33	GPIO
AVDD	34	Analog power supply.	PB14	35	GPIO
PB15	36	GPIO	VREGVSS	37	Voltage regulator VSS
VREGSW	38	DCDC regulator switching node	VREGVDD	39	Voltage regulator VDD input
DVDD	40	Digital power supply.	DECOUPLE	41	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
IOVDD	42	Digital IO power supply.	PC6	43	GPIO (5V)
PC7	44	GPIO (5V)	PC8	45	GPIO (5V)
PC9	46	GPIO (5V)	PC10	47	GPIO (5V)
PC11	48	GPIO (5V)			

1. GPIO with 5V tolerance are indicated by (5V).



# Figure 6.2. QFN48 2.4 GHz Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 6.3 GPIO Functionality Table or 6.4 Alternate Functionality Overview.

Table 6.2.	<b>QFN48 2</b>	.4 GHz	Device	Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PF0	1	GPIO (5V)
PF1	2	GPIO (5V)	PF2	3	GPIO (5V)
PF3	4	GPIO (5V)	PF4	5	GPIO (5V)
PF5	6	GPIO (5V)	PF6	7	GPIO (5V)
PF7	8	GPIO (5V)	RFVDD	9	Radio power supply
HFXTAL_N	10	High Frequency Crystal input pin.	HFXTAL_P	11	High Frequency Crystal output pin.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	12	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	NC	13	No Connect.
RFVSS	14	Radio Ground	PAVSS	15	Power Amplifier (PA) voltage regulator VSS
2G4RF_ION	16	2.4 GHz Differential RF input/output, negative path. This pin should be exter- nally grounded.	2G4RF_IOP	17	2.4 GHz Differential RF input/output, positive path.
PAVDD	18	Power Amplifier (PA) voltage regulator VDD input	PD10	19	GPIO (5V)
PD11	20	GPIO (5V)	PD12	21	GPIO (5V)
PD13	22	GPIO	PD14	23	GPIO
PD15	24	GPIO	PA0	25	GPIO
PA1	26	GPIO	PA2	27	GPIO
PA3	28	GPIO	PA4	29	GPIO
PA5	30	GPIO (5V)	PB11	31	GPIO
PB12	32	GPIO	PB13	33	GPIO
AVDD	34	Analog power supply.	PB14	35	GPIO
PB15	36	GPIO	VREGVSS	37	Voltage regulator VSS
VREGSW	38	DCDC regulator switching node	VREGVDD	39	Voltage regulator VDD input
DVDD	40	Digital power supply.	DECOUPLE	41	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
IOVDD	42	Digital IO power supply.	PC6	43	GPIO (5V)
PC7	44	GPIO (5V)	PC8	45	GPIO (5V)
PC9	46	GPIO (5V)	PC10	47	GPIO (5V)
PC11	48	GPIO (5V)			

1. GPIO with 5V tolerance are indicated by (5V).

## 6.3 GPIO Functionality Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of each GPIO pin, followed by the functionality available on that pin. Refer to 6.4 Alternate Functionality Overview for a list of GPIO locations available for each function.

GPIO Name	Pin Alternate Functionality / Description					
	Analog	Timers	Communication	Radio	Other	
PF0	BUSBY BUSAX	TIM0_CC0 #24 TIM0_CC1 #23 TIM0_CC2 #22 TIM0_CDTI0 #21 TIM0_CDTI1 #20 TIM0_CDTI2 #19 TIM1_CC0 #24 TIM1_CC1 #23 TIM1_CC2 #22 TIM1_CC3 #21 WTIM0_CDTI1 #30 WTIM0_CDT12 #28 LETIM0_OUT0 #24 LETIM0_OUT1 #23 PCNT0_S0IN #24 PCNT0_S1IN #23	US0_TX #24 US0_RX #23 US0_CLK #22 US0_CS #21 US0_CTS #20 US0_RTS #19 US1_TX #24 US1_RX #23 US1_CLK #22 US1_CS #21 US1_CTS #20 US1_RTS #19 US2_TX #14 US2_RX #13 US2_CLK #12 US2_CS #11 US2_CTS #10 US2_RTS #9 LEU0_TX #24 LEU0_RX #23 I2C0_SDA #24 I2C0_SCL #23	FRC_DCLK #24 FRC_DOUT #23 FRC_DFRAME #22 MODEM_DCLK #24 MODEM_DIN #23 MODEM_DOUT #22 MODEM_ANT0 #21 MODEM_ANT1 #20	PRS_CH0 #0 PRS_CH1 #7 PRS_CH2 #6 PRS_CH3 #5 ACMP0_O #24 ACMP1_O #24 DBG_SWCLKTCK BOOT_TX	
PF1	BUSAY BUSBX	TIM0_CC0 #25 TIM0_CC1 #24 TIM0_CC2 #23 TIM0_CDTI0 #22 TIM0_CDTI1 #21 TIM0_CDTI2 #20 TIM1_CC0 #25 TIM1_CC1 #24 TIM1_CC2 #23 TIM1_CC3 #22 WTIM0_CDTI1 #31 WTIM0_CDTI2 #29 LETIM0_OUT0 #25 LETIM0_OUT0 #25 LETIM0_OUT1 #24 PCNT0_S0IN #25 PCNT0_S1IN #24	US0_TX #25 US0_RX #24 US0_CLK #23 US0_CS #22 US0_CTS #21 US0_RTS #20 US1_TX #25 US1_RX #24 US1_CLK #23 US1_CS #22 US1_CTS #21 US1_RTS #20 US2_TX #15 US2_RX #14 US2_CLK #13 US2_CS #12 US2_CTS #11 US2_RTS #10 LEU0_TX #25 LEU0_RX #24 I2C0_SDA #25 I2C0_SCL #24	FRC_DCLK #25 FRC_DOUT #24 FRC_DFRAME #23 MODEM_DCLK #25 MODEM_DIN #24 MODEM_DOUT #23 MODEM_ANT0 #22 MODEM_ANT1 #21	PRS_CH0 #1 PRS_CH1 #0 PRS_CH2 #7 PRS_CH3 #6 ACMP0_O #25 ACMP1_O #25 DBG_SWDIOTMS BOOT_RX	

# Table 6.3. GPIO Functionality Table

GPIO Name		Pin Alterr	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PF2	BUSBY BUSAX	TIM0_CC0 #26 TIM0_CC1 #25 TIM0_CC2 #24 TIM0_CDTI0 #23 TIM0_CDTI1 #22 TIM0_CDTI2 #21 TIM1_CC0 #26 TIM1_CC1 #25 TIM1_CC2 #24 TIM1_CC3 #23 WTIM0_CDTI2 #30 LETIM0_OUT0 #26 LETIM0_OUT1 #25 PCNT0_S0IN #26 PCNT0_S1IN #25	US0_TX #26 US0_RX #25 US0_CLK #24 US0_CS #23 US0_CTS #22 US0_RTS #21 US1_TX #26 US1_RX #25 US1_CLK #24 US1_CS #23 US1_CTS #22 US1_RTS #21 LEU0_TX #26 LEU0_RX #25 I2C0_SDA #26 I2C0_SCL #25	FRC_DCLK #26 FRC_DOUT #25 FRC_DFRAME #24 MODEM_DCLK #26 MODEM_DIN #25 MODEM_DOUT #24 MODEM_ANT0 #23 MODEM_ANT1 #22	CMU_CLK0 #6 PRS_CH0 #2 PRS_CH1 #1 PRS_CH2 #0 PRS_CH3 #7 ACMP0_O #26 ACMP1_O #26 DBG_TDO DBG_SWO #0 GPIO_EM4WU0
PF3	BUSAY BUSBX	TIM0_CC0 #27 TIM0_CC1 #26 TIM0_CC2 #25 TIM0_CDTI0 #24 TIM0_CDTI1 #23 TIM0_CDTI2 #22 TIM1_CC0 #27 TIM1_CC1 #26 TIM1_CC2 #25 TIM1_CC3 #24 WTIM0_CDTI2 #31 LETIM0_OUT0 #27 LETIM0_OUT0 #27 LETIM0_OUT1 #26 PCNT0_S0IN #27 PCNT0_S1IN #26	US0_TX #27 US0_RX #26 US0_CLK #25 US0_CS #24 US0_CTS #23 US0_RTS #22 US1_TX #27 US1_RX #26 US1_CLK #25 US1_CS #24 US1_CTS #23 US1_RTS #22 US2_TX #16 US2_RX #15 US2_CLK #14 US2_CS #13 US2_CTS #11 LEU0_TX #27 LEU0_RX #26 I2C0_SDA #27 I2C0_SCL #26	FRC_DCLK #27 FRC_DOUT #26 FRC_DFRAME #25 MODEM_DCLK #27 MODEM_DIN #26 MODEM_DOUT #25 MODEM_ANT0 #24 MODEM_ANT1 #23	CMU_CLK1 #6 PRS_CH0 #3 PRS_CH1 #2 PRS_CH2 #1 PRS_CH3 #0 ACMP0_O #27 ACMP1_O #27 DBG_TDI
PF4	BUSBY BUSAX	TIM0_CC0 #28 TIM0_CC1 #27 TIM0_CC2 #26 TIM0_CDTI0 #25 TIM0_CDTI1 #24 TIM0_CDTI2 #23 TIM1_CC0 #28 TIM1_CC1 #27 TIM1_CC2 #26 TIM1_CC3 #25 LE- TIM0_OUT0 #28 LE- TIM0_OUT0 #28 LE- TIM0_OUT1 #27 PCNT0_S0IN #28 PCNT0_S1IN #27	US0_TX #28 US0_RX #27 US0_CLK #26 US0_CS #25 US0_CTS #24 US0_RTS #23 US1_TX #28 US1_RX #27 US1_CLK #26 US1_CS #25 US1_CTS #24 US1_RTS #23 US2_TX #17 US2_RX #16 US2_CLK #15 US2_CS #14 US2_CTS #13 US2_RTS #12 LEU0_TX #28 LEU0_RX #27 I2C0_SDA #28 I2C0_SCL #27	FRC_DCLK #28 FRC_DOUT #27 FRC_DFRAME #26 MODEM_DCLK #28 MODEM_DIN #27 MODEM_DOUT #26 MODEM_ANT0 #25 MODEM_ANT1 #24	PRS_CH0 #4 PRS_CH1 #3 PRS_CH2 #2 PRS_CH3 #1 ACMP0_O #28 ACMP1_O #28

GPIO Name		Pin Alternate Functionality / Description						
	Analog	Timers	Communication	Radio	Other			
PF5	BUSAY BUSBX	TIM0_CC0 #29 TIM0_CC1 #28 TIM0_CC2 #27 TIM0_CDTI0 #26 TIM0_CDTI1 #25 TIM0_CDTI2 #24 TIM1_CC0 #29 TIM1_CC1 #28 TIM1_CC2 #27 TIM1_CC3 #26 LE- TIM0_OUT0 #29 LE- TIM0_OUT0 #29 LE- TIM0_OUT1 #28 PCNT0_S0IN #29 PCNT0_S1IN #28	US0_TX #29 US0_RX #28 US0_CLK #27 US0_CS #26 US0_CTS #25 US0_RTS #24 US1_TX #29 US1_RX #28 US1_CLK #27 US1_CS #26 US1_CTS #26 US1_CTS #25 US1_RTS #24 US2_TX #18 US2_RX #17 US2_CLK #16 US2_CS #15 US2_CTS #14 US2_RTS #13 LEU0_TX #29 LEU0_RX #28 I2C0_SDA #29 I2C0_SCL #28	FRC_DCLK #29 FRC_DOUT #28 FRC_DFRAME #27 MODEM_DCLK #29 MODEM_DIN #28 MODEM_DOUT #27 MODEM_ANT0 #26 MODEM_ANT1 #25	PRS_CH0 #5 PRS_CH1 #4 PRS_CH2 #3 PRS_CH3 #2 ACMP0_O #29 ACMP1_O #29			
PF6	BUSBY BUSAX	TIM0_CC0 #30 TIM0_CC1 #29 TIM0_CC2 #28 TIM0_CDTI0 #27 TIM0_CDTI1 #26 TIM0_CDTI2 #25 TIM1_CC0 #30 TIM1_CC1 #29 TIM1_CC2 #28 TIM1_CC3 #27 LE- TIM0_OUT0 #30 LE- TIM0_OUT0 #30 LE- TIM0_OUT1 #29 PCNT0_S0IN #30 PCNT0_S1IN #29	US0_TX #30 US0_RX #29 US0_CLK #28 US0_CTS #26 US0_CTS #26 US0_RTS #25 US1_TX #30 US1_RX #29 US1_CLK #28 US1_CS #27 US1_CTS #26 US1_CTS #26 US1_RTS #25 US2_TX #19 US2_RX #18 US2_CLK #17 US2_CS #16 US2_CTS #15 US2_CTS #15 US2_RTS #14 LEU0_TX #30 LEU0_RX #29 I2C0_SDA #30 I2C0_SCL #29	FRC_DCLK #30 FRC_DOUT #29 FRC_DFRAME #28 MODEM_DCLK #30 MODEM_DIN #29 MODEM_DOUT #28 MODEM_ANT0 #27 MODEM_ANT1 #26	CMU_CLK1 #7 PRS_CH0 #6 PRS_CH1 #5 PRS_CH2 #4 PRS_CH3 #3 ACMP0_O #30 ACMP1_O #30			

GPIO Name	Pin Alternate Functionality / Description				
	Analog	Timers	Communication	Radio	Other
PF7	BUSAY BUSBX	TIM0_CC0 #31 TIM0_CC1 #30 TIM0_CC2 #29 TIM0_CDTI0 #28 TIM0_CDTI1 #27 TIM0_CDTI2 #26 TIM1_CC0 #31 TIM1_CC1 #30 TIM1_CC2 #29 TIM1_CC3 #28 LE- TIM0_OUT0 #31 LE- TIM0_OUT0 #31 LE- TIM0_OUT1 #30 PCNT0_S0IN #31 PCNT0_S1IN #30	US0_TX #31 US0_RX #30 US0_CLK #29 US0_CS #28 US0_CTS #27 US0_RTS #26 US1_TX #31 US1_RX #30 US1_CLK #29 US1_CS #28 US1_CTS #27 US1_RTS #26 US2_TX #20 US2_RX #19 US2_CLK #18 US2_CS #17 US2_CTS #16 US2_RTS #15 LEU0_TX #31 LEU0_RX #30 I2C0_SDA #31 I2C0_SCL #30	FRC_DCLK #31 FRC_DOUT #30 FRC_DFRAME #29 MODEM_DCLK #31 MODEM_DIN #30 MODEM_DOUT #29 MODEM_ANT0 #28 MODEM_ANT1 #27	CMU_CLKI0 #1 CMU_CLK0 #7 PRS_CH0 #7 PRS_CH1 #6 PRS_CH2 #5 PRS_CH3 #4 ACMP0_O #31 ACMP1_O #31 GPIO_EM4WU1
PD10	BUSDY BUSCX	TIM0_CC0 #18 TIM0_CC1 #17 TIM0_CC2 #16 TIM0_CDTI0 #15 TIM0_CDTI1 #14 TIM0_CDTI2 #13 TIM1_CC0 #18 TIM1_CC1 #17 TIM1_CC2 #16 TIM1_CC3 #15 WTIM0_CDT10 #26 WTIM0_CDT10 #26 WTIM0_CDT12 #22 LETIM0_OUT0 #18 LETIM0_OUT0 #18 LETIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17	US0_TX #18 US0_RX #17 US0_CLK #16 US0_CS #15 US0_CTS #14 US0_RTS #13 US1_TX #18 US1_RX #17 US1_CLK #16 US1_CS #15 US1_CTS #14 US1_RTS #13 LEU0_TX #18 LEU0_RX #17 I2C0_SDA #18 I2C0_SCL #17	FRC_DCLK #18 FRC_DOUT #17 FRC_DFRAME #16 MODEM_DCLK #18 MODEM_DIN #17 MODEM_DOUT #16 MODEM_ANT0 #15 MODEM_ANT1 #14	CMU_CLK1 #4 PRS_CH3 #9 PRS_CH4 #1 PRS_CH5 #0 PRS_CH6 #12 ACMP0_0 #18 ACMP1_0 #18 LES_CH2
PD11	BUSCY BUSDX	TIM0_CC0 #19 TIM0_CC1 #18 TIM0_CC2 #17 TIM0_CDTI0 #16 TIM0_CDTI1 #15 TIM0_CDTI2 #14 TIM1_CC0 #19 TIM1_CC1 #18 TIM1_CC2 #17 TIM1_CC3 #16 WTIM0_CC2 #31 WTIM0_CDT10 #27 WTIM0_CDT10 #27 WTIM0_CDT11 #25 WTIM0_CDT12 #23 LETIM0_OUT0 #19 LETIM0_OUT1 #18 PCNT0_S0IN #19 PCNT0_S1IN #18	US0_TX #19 US0_RX #18 US0_CLK #17 US0_CS #16 US0_CTS #15 US0_RTS #14 US1_TX #19 US1_RX #18 US1_CLK #17 US1_CS #16 US1_CTS #15 US1_RTS #14 LEU0_TX #19 LEU0_RX #18 I2C0_SDA #19 I2C0_SCL #18	FRC_DCLK #19 FRC_DOUT #18 FRC_DFRAME #17 MODEM_DCLK #19 MODEM_DIN #18 MODEM_DOUT #17 MODEM_ANT0 #16 MODEM_ANT1 #15	PRS_CH3 #10 PRS_CH4 #2 PRS_CH5 #1 PRS_CH6 #13 ACMP0_O #19 ACMP1_O #19 LES_CH3

GPIO Name		Pin Alteri	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PD12	VDAC0_OUT1ALT / OPA1_OUTALT #0 BUSDY BUSCX	TIM0_CC0 #20 TIM0_CC1 #19 TIM0_CC2 #18 TIM0_CDTI0 #17 TIM0_CDTI1 #16 TIM0_CDT12 #15 TIM1_CC0 #20 TIM1_CC1 #19 TIM1_CC2 #18 TIM1_CC3 #17 WTIM0_CDT10 #28 WTIM0_CDT10 #28 WTIM0_CDT11 #26 WTIM0_CDT12 #24 LETIM0_OUT0 #20 LETIM0_OUT1 #19 PCNT0_S0IN #20 PCNT0_S1IN #19	US0_TX #20 US0_RX #19 US0_CLK #18 US0_CS #17 US0_CTS #16 US0_RTS #15 US1_TX #20 US1_RX #19 US1_CLK #18 US1_CS #17 US1_CTS #16 US1_RTS #15 LEU0_TX #20 LEU0_RX #19 I2C0_SDA #20 I2C0_SCL #19	FRC_DCLK #20 FRC_DOUT #19 FRC_DFRAME #18 MODEM_DCLK #20 MODEM_DIN #19 MODEM_DOUT #18 MODEM_ANT0 #17 MODEM_ANT1 #16	PRS_CH3 #11 PRS_CH4 #3 PRS_CH5 #2 PRS_CH6 #14 ACMP0_O #20 ACMP1_O #20 LES_CH4
PD13	VDAC0_OUT0ALT / OPA0_OUTALT #1 BUSCY BUSDX OPA1_P	TIM0_CC0 #21 TIM0_CC1 #20 TIM0_CC2 #19 TIM0_CDTI0 #18 TIM0_CDTI1 #17 TIM0_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 WTIM0_CDTI0 #29 WTIM0_CDT10 #29 WTIM0_CDT12 #25 LETIM0_OUT0 #21 LETIM0_OUT1 #20 PCNT0_S0IN #21 PCNT0_S1IN #20	US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 US1_TX #21 US1_RX #20 US1_CLK #19 US1_CS #18 US1_CTS #17 US1_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20	FRC_DCLK #21 FRC_DOUT #20 FRC_DFRAME #19 MODEM_DCLK #21 MODEM_DIN #20 MODEM_DOUT #19 MODEM_ANT0 #18 MODEM_ANT1 #17	PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21 LES_CH5
PD14	BUSDY BUSCX VDAC0_OUT1 / OPA1_OUT	TIM0_CC0 #22 TIM0_CC1 #21 TIM0_CC2 #20 TIM0_CDTI0 #19 TIM0_CDTI1 #18 TIM0_CDTI2 #17 TIM1_CC0 #22 TIM1_CC1 #21 TIM1_CC2 #20 TIM1_CC3 #19 WTIM0_CDTI0 #30 WTIM0_CDTI0 #30 WTIM0_CDT12 #26 LETIM0_OUT0 #22 LETIM0_OUT1 #21 PCNT0_S0IN #22 PCNT0_S1IN #21	US0_TX #22 US0_RX #21 US0_CLK #20 US0_CS #19 US0_CTS #18 US0_RTS #17 US1_TX #22 US1_RX #21 US1_CLK #20 US1_CS #19 US1_CTS #18 US1_RTS #17 LEU0_TX #22 LEU0_RX #21 I2C0_SDA #22 I2C0_SCL #21	FRC_DCLK #22 FRC_DOUT #21 FRC_DFRAME #20 MODEM_DCLK #22 MODEM_DIN #21 MODEM_DOUT #20 MODEM_ANT0 #19 MODEM_ANT1 #18	CMU_CLK0 #5 PRS_CH3 #13 PRS_CH4 #5 PRS_CH5 #4 PRS_CH6 #16 ACMP0_O #22 ACMP1_O #22 LES_CH6 GPIO_EM4WU4

GPIO Name	e Pin Alternate Functionality / Description				
	Analog	Timers	Communication	Radio	Other
PD15	VDAC0_OUT0ALT / OPA0_OUTALT #2 BUSCY BUSDX OPA1_N	TIM0_CC0 #23 TIM0_CC1 #22 TIM0_CC2 #21 TIM0_CDTI0 #20 TIM0_CDTI1 #19 TIM0_CDTI2 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 WTIM0_CDTI0 #31 WTIM0_CDTI0 #31 WTIM0_CDT11 #29 WTIM0_CDT12 #27 LETIM0_OUT0 #23 LETIM0_OUT1 #22 PCNT0_S0IN #23 PCNT0_S1IN #22	US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 US1_TX #23 US1_RX #22 US1_CLK #21 US1_CS #20 US1_CTS #19 US1_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22	FRC_DCLK #23 FRC_DOUT #22 FRC_DFRAME #21 MODEM_DCLK #23 MODEM_DIN #22 MODEM_DOUT #21 MODEM_ANT0 #20 MODEM_ANT1 #19	CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 LES_CH7 DBG_SWO #2
PA0	BUSDY BUSCX ADC0_EXTN	TIM0_CC0 #0 TIM0_CC1 #31 TIM0_CC2 #30 TIM0_CDTI0 #29 TIM0_CDTI1 #28 TIM0_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 WTIM0_CC0 #0 LE- TIM0_OUT0 #0 LE- TIM0_OUT0 #0 LE- TIM0_OUT1 #31 PCNT0_S0IN #0 PCNT0_S1IN #31	US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 US1_TX #0 US1_RX #31 US1_CLK #30 US1_CS #29 US1_CTS #28 US1_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31	FRC_DCLK #0 FRC_DOUT #31 FRC_DFRAME #30 MODEM_DCLK #0 MODEM_DIN #31 MODEM_DOUT #30 MODEM_ANT0 #29 MODEM_ANT1 #28	CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0 LES_CH8
PA1	BUSCY BUSDX ADC0_EXTP VDAC0_EXT	TIM0_CC0 #1 TIM0_CC1 #0 TIM0_CC2 #31 TIM0_CDTI0 #30 TIM0_CDTI1 #29 TIM0_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 WTIM0_CC0 #1 LE- TIM0_OUT0 #1 LE- TIM0_OUT0 #1 LE- TIM0_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0	US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 US1_TX #1 US1_RX #0 US1_CLK #31 US1_CS #30 US1_CTS #29 US1_RTS #28 LEU0_TX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0	FRC_DCLK #1 FRC_DOUT #0 FRC_DFRAME #31 MODEM_DCLK #1 MODEM_DIN #0 MODEM_DOUT #31 MODEM_ANT0 #30 MODEM_ANT1 #29	CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1 LES_CH9

GPIO Name	Pin Alternate Functionality / Description									
	Analog	Timers	Communication	Radio	Other					
PA2	VDAC0_OUT1ALT / OPA1_OUTALT #1 BUSDY BUSCX OPA0_P	TIM0_CC0 #2 TIM0_CC1 #1 TIM0_CDT10 #31 TIM0_CDT10 #31 TIM0_CDT12 #29 TIM1_CC0 #2 TIM1_CC1 #1 TIM1_CC2 #0 TIM1_CC3 #31 WTIM0_CC0 #2 WTIM0_CC1 #0 LE- TIM0_OUT0 #2 LE- TIM0_OUT0 #2 LE- TIM0_OUT1 #1 PCNT0_S0IN #2 PCNT0_S1IN #1	US0_TX #2 US0_RX #1 US0_CLK #0 US0_CS #31 US0_CTS #30 US0_RTS #29 US1_TX #2 US1_RX #1 US1_CLK #0 US1_CS #31 US1_CTS #30 US1_RTS #29 LEU0_TX #2 LEU0_RX #1 I2C0_SDA #2 I2C0_SCL #1	FRC_DCLK #2 FRC_DOUT #1 FRC_DFRAME #0 MODEM_DCLK #2 MODEM_DIN #1 MODEM_DOUT #0 MODEM_ANT0 #31 MODEM_ANT1 #30	PRS_CH6 #2 PRS_CH7 #1 PRS_CH8 #0 PRS_CH9 #10 ACMP0_O #2 ACMP1_O #2 LES_CH10					
PA3	BUSCY BUSDX VDAC0_OUT0 / OPA0_OUT	AC0_OUT0 / TIM1_CC1 #2 #2 US1_CL		FRC_DCLK #3 FRC_DOUT #2 FRC_DFRAME #1 MODEM_DCLK #3 MODEM_DIN #2 MODEM_DOUT #1 MODEM_ANT0 #0 MODEM_ANT1 #31	PRS_CH6 #3 PRS_CH7 #2 PRS_CH8 #1 PRS_CH9 #0 ACMP0_O #3 ACMP1_O #3 LES_CH11 GPIO_EM4WU8					
PA4	VDAC0_OUT1ALT / OPA1_OUTALT #2 BUSDY BUSCX OPA0_N	TIM0_CC0 #4 TIM0_CC1 #3 TIM0_CC2 #2 TIM0_CDTI0 #1 TIM0_CDTI1 #0 TIM0_CDTI2 #31 TIM1_CC0 #4 TIM1_CC1 #3 TIM1_CC2 #2 TIM1_CC3 #1 WTIM0_CC0 #4 WTIM0_CC1 #2 WTIM0_CC1 #2 WTIM0_CC2 #0 LE- TIM0_OUT0 #4 LE- TIM0_OUT1 #3 PCNT0_S0IN #4 PCNT0_S1IN #3	US0_TX #4 US0_RX #3 US0_CLK #2 US0_CS #1 US0_CTS #0 US0_RTS #31 US1_TX #4 US1_RX #3 US1_CLK #2 US1_CS #1 US1_CTS #0 US1_RTS #31 LEU0_TX #4 LEU0_RX #3 I2C0_SDA #4 I2C0_SCL #3	FRC_DCLK #4 FRC_DOUT #3 FRC_DFRAME #2 MODEM_DCLK #4 MODEM_DIN #3 MODEM_DOUT #2 MODEM_ANT0 #1 MODEM_ANT1 #0	PRS_CH6 #4 PRS_CH7 #3 PRS_CH8 #2 PRS_CH9 #1 ACMP0_O #4 ACMP1_O #4 LES_CH12					

GPIO Name	Pin Alternate Functionality / Description									
	Analog	Timers	Communication	Radio	Other					
PA5	TIM0_CC0 #5         TIM0_CC1 #4         TIM0_CDTI0 #2         TIM0_CDT11 #1         TIM0_CDT12 #0         TIM1_CC1 #4         TIM1_CC1 #4         TIM1_CC1 #4         TIM1_CC2 #3         TIM1_CC1 #4         TIM1_CC2 #3         TIM1_CC1 #4         TIM1_CC3 #2         WTIM0_CC0 #5         WTIM0_CC1 #3         WTIM0_CC2 #1 LE-         TIM0_OUT1 #4         PCNT0_S0IN #5         PCNT0_S1IN #4		US0_TX #5 US0_RX #4 US0_CLK #3 US0_CS #2 US0_CTS #1 US0_RTS #0 US1_TX #5 US1_RX #4 US1_CLK #3 US1_CTS #1 US1_RTS #0 US2_TX #0 US2_RX #31 US2_CLK #30 US2_CS #29 US2_CTS #28 US2_RTS #27 LEU0_TX #5 LEU0_RX #4 I2C0_SDA #5 I2C0_SCL #4	FRC_DCLK #5 FRC_DOUT #4 FRC_DFRAME #3 MODEM_DCLK #5 MODEM_DIN #4 MODEM_DOUT #3 MODEM_ANT0 #2 MODEM_ANT1 #1	CMU_CLKI0 #4 PRS_CH6 #5 PRS_CH7 #4 PRS_CH8 #3 PRS_CH9 #2 ACMP0_O #5 ACMP1_O #5 LES_CH13 ETM_TCLK #1					
PB11	BUSCY BUSDX OPA2_P	TIM0_CC0 #6 TIM0_CC1 #5 TIM0_CC1 #5 TIM0_CDTI0 #3 TIM0_CDTI1 #2 TIM0_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 WTIM0_CC0 #15 WTIM0_CC0 #15 WTIM0_CC1 #13 WTIM0_CC1 #13 WTIM0_CDTI0 #7 WTIM0_CDTI1 #5 WTIM0_CDT12 #3 LETIM0_OUT0 #6 LETIM0_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5	US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 US1_TX #6 US1_RX #5 US1_CLK #4 US1_CS #3 US1_CTS #2 US1_RTS #1 LEU0_TX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5	FRC_DCLK #6 FRC_DOUT #5 FRC_DFRAME #4 MODEM_DCLK #6 MODEM_DIN #5 MODEM_DOUT #4 MODEM_ANT0 #3 MODEM_ANT1 #2	PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6					
PB12	BUSDY BUSCX OPA2_OUT	TIM0_CC0 #7 TIM0_CC1 #6 TIM0_CC2 #5 TIM0_CDTI0 #4 TIM0_CDTI1 #3 TIM0_CDTI2 #2 TIM1_CC0 #7 TIM1_CC1 #6 TIM1_CC2 #5 TIM1_CC3 #4 WTIM0_CC0 #16 WTIM0_CC0 #16 WTIM0_CC1 #14 WTIM0_CC1 #14 WTIM0_CC1 #14 WTIM0_CDTI0 #8 WTIM0_CDT11 #6 WTIM0_OUT0 #7 LETIM0_OUT1 #6 PCNT0_S0IN #7 PCNT0_S1IN #6	US0_TX #7 US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6 US1_CLK #5 US1_CS #4 US1_CTS #3 US1_RTS #2 LEU0_TX #7 LEU0_RX #6 I2C0_SDA #7 I2C0_SCL #6	FRC_DCLK #7 FRC_DOUT #6 FRC_DFRAME #5 MODEM_DCLK #7 MODEM_DIN #6 MODEM_DOUT #5 MODEM_ANT0 #4 MODEM_ANT1 #3	PRS_CH6 #7 PRS_CH7 #6 PRS_CH8 #5 PRS_CH9 #4 ACMP0_O #7 ACMP1_O #7					

GPIO Name		Pin Alter	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PB13	BUSCY BUSDX OPA2_N	TIM0_CC0 #8 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 WTIM0_CC0 #17 WTIM0_CC0 #17 WTIM0_CC1 #15 WTIM0_CC1 #15 WTIM0_CDT10 #9 WTIM0_CDT10 #9 WTIM0_CDT12 #5 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7	US0_TX #8 US0_RX #7 US0_CLK #6 US0_CS #5 US0_CTS #4 US0_RTS #3 US1_TX #8 US1_RX #7 US1_CLK #6 US1_CS #5 US1_CTS #4 US1_RTS #3 LEU0_TX #8 LEU0_RX #7 I2C0_SDA #8 I2C0_SCL #7	FRC_DCLK #8 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DCLK #8 MODEM_DIN #7 MODEM_DOUT #6 MODEM_ANT0 #5 MODEM_ANT1 #4	CMU_CLKI0 #0 PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9
PB14	BUSDY BUSCX LFXTAL_N	TIM0_CC0 #9 TIM0_CC1 #8 TIM0_CC2 #7 TIM0_CDTI0 #6 TIM0_CDTI1 #5 TIM0_CDTI2 #4 TIM1_CC0 #9 TIM1_CC1 #8 TIM1_CC2 #7 TIM1_CC3 #6 WTIM0_CC0 #18 WTIM0_CC0 #18 WTIM0_CC1 #16 WTIM0_CDT10 #10 WTIM0_CDT11 #8 WTIM0_CDT12 #6 LETIM0_OUT0 #9 LETIM0_OUT1 #8 PCNT0_S0IN #9 PCNT0_S1IN #8	US0_TX #9 US0_RX #8 US0_CLK #7 US0_CS #6 US0_CTS #5 US0_RTS #4 US1_TX #9 US1_RX #8 US1_CLK #7 US1_CS #6 US1_CTS #5 US1_RTS #4 LEU0_TX #9 LEU0_RX #8 I2C0_SDA #9 I2C0_SCL #8	FRC_DCLK #9 FRC_DOUT #8 FRC_DFRAME #7 MODEM_DCLK #9 MODEM_DIN #8 MODEM_DUT #7 MODEM_ANT0 #6 MODEM_ANT1 #5	CMU_CLK1 #1 PRS_CH6 #9 PRS_CH7 #8 PRS_CH8 #7 PRS_CH9 #6 ACMP0_O #9 ACMP1_O #9
PB15	BUSCY BUSDX LFXTAL_P	TIM0_CC0 #10 TIM0_CC1 #9 TIM0_CC2 #8 TIM0_CDTI0 #7 TIM0_CDTI1 #6 TIM0_CDTI2 #5 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 WTIM0_CC0 #19 WTIM0_CC0 #17 WTIM0_CC1 #17 WTIM0_CC1 #17 WTIM0_CDT10 #11 WTIM0_CDT11 #9 WTIM0_CDT12 #7 LETIM0_OUT0 #10 LETIM0_OUT1 #9 PCNT0_S0IN #10 PCNT0_S1IN #9	US0_TX #10 US0_RX #9 US0_CLK #8 US0_CS #7 US0_CTS #6 US0_RTS #5 US1_TX #10 US1_RX #9 US1_CLK #8 US1_CS #7 US1_CTS #6 US1_RTS #5 LEU0_TX #10 LEU0_RX #9 I2C0_SDA #10 I2C0_SCL #9	FRC_DCLK #10 FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7 MODEM_ANT1 #6	CMU_CLK0 #1 PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10 ACMP1_O #10

GPIO Name		Pin Alterr	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PC6	BUSBY BUSAX	TIM0_CC0 #11 TIM0_CC1 #10 TIM0_CC2 #9 TIM0_CDTI0 #8 TIM0_CDTI1 #7 TIM0_CDTI2 #6 TIM1_CC0 #11 TIM1_CC1 #10 TIM1_CC2 #9 TIM1_CC3 #8 WTIM0_CC0 #26 WTIM0_CC1 #24 WTIM0_CC1 #24 WTIM0_CC1 #24 WTIM0_CC1 #24 WTIM0_CDT10 #18 WTIM0_CDT10 #18 WTIM0_CDT12 #14 LETIM0_OUT0 #11 LETIM0_OUT0 #11 LETIM0_OUT1 #10 PCNT0_S0IN #11	US0_TX #11 US0_RX #10 US0_CLK #9 US0_CS #8 US0_CTS #7 US0_RTS #6 US1_TX #11 US1_RX #10 US1_CLK #9 US1_CLK #9 US1_CTS #7 US1_RTS #6 LEU0_TX #11 LEU0_RX #10 I2C0_SDA #11 I2C0_SCL #10	FRC_DCLK #11 FRC_DOUT #10 FRC_DFRAME #9 MODEM_DCLK #11 MODEM_DIN #10 MODEM_DOUT #9 MODEM_ANT0 #8 MODEM_ANT1 #7	CMU_CLK0 #2 CMU_CLK10 #2 PRS_CH0 #8 PRS_CH9 #11 PRS_CH10 #0 PRS_CH11 #5 ACMP0_O #11 ACMP1_O #11 ETM_TCLK #3
PC7	BUSAY BUSBX	TIM0_CC0 #12 TIM0_CC1 #11 TIM0_CC2 #10 TIM0_CDT10 #9 TIM0_CDT11 #8 TIM0_CDT12 #7 TIM1_CC0 #12 TIM1_CC1 #11 TIM1_CC2 #10 TIM1_CC3 #9 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CDT10 #19 WTIM0_CDT10 #19 WTIM0_CDT12 #15 LETIM0_OUT0 #12 LETIM0_OUT0 #12 PCNT0_S0IN #11	US0_TX #12 US0_RX #11 US0_CLK #10 US0_CS #9 US0_CTS #8 US0_RTS #7 US1_TX #12 US1_RX #11 US1_CLK #10 US1_CTS #9 US1_CTS #8 US1_RTS #7 LEU0_TX #12 LEU0_RX #11 I2C0_SDA #12 I2C0_SCL #11	FRC_DCLK #12 FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9 MODEM_ANT1 #8	CMU_CLK1 #2 PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12 ACMP1_O #12 ETM_TD0
PC8	BUSBY BUSAX	TIM0_CC0 #13 TIM0_CC1 #12 TIM0_CC2 #11 TIM0_CDTI0 #10 TIM0_CDTI0 #10 TIM0_CDTI2 #8 TIM1_CC0 #13 TIM1_CC1 #12 TIM1_CC2 #11 TIM1_CC3 #10 WTIM0_CC0 #28 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CDTI0 #20 WTIM0_CDT10 #20 WTIM0_CDT12 #16 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PCNT0_S0IN #13 PCNT0_S1IN #12	US0_TX #13 US0_RX #12 US0_CLK #11 US0_CS #10 US0_CTS #9 US0_RTS #8 US1_TX #13 US1_RX #12 US1_CLK #11 US1_CS #10 US1_CTS #9 US1_RTS #8 LEU0_TX #13 LEU0_RX #12 I2C0_SDA #13 I2C0_SCL #12	FRC_DCLK #13 FRC_DOUT #12 FRC_DFRAME #11 MODEM_DCLK #13 MODEM_DIN #12 MODEM_DOUT #11 MODEM_ANT0 #10 MODEM_ANT1 #9	PRS_CH0 #10 PRS_CH9 #13 PRS_CH10 #2 PRS_CH11 #1 ACMP0_O #13 ACMP1_O #13 ETM_TD1

GPIO Name	Pin Alternate Functionality / Description									
	Analog	Timers	Communication	Radio	Other					
PC9	BUSAY BUSBX	TIM0_CC0 #14 TIM0_CC1 #13 TIM0_CC2 #12 TIM0_CDTI0 #11 TIM0_CDTI1 #10 TIM0_CDTI2 #9 TIM1_CC0 #14 TIM1_CC1 #13 TIM1_CC2 #12 TIM1_CC3 #11 WTIM0_CC0 #29 WTIM0_CC1 #27 WTIM0_CC1 #27 WTIM0_CC1 #27 WTIM0_CDTI0 #21 WTIM0_CDT10 #21 WTIM0_CDT12 #17 LETIM0_OUT0 #14 LETIM0_OUT0 #14 LETIM0_OUT1 #13 PCNT0_S0IN #14 PCNT0_S1IN #13	US0_TX #14 US0_RX #13 US0_CLK #12 US0_CS #11 US0_CTS #10 US0_RTS #9 US1_TX #14 US1_RX #13 US1_CLK #12 US1_CS #11 US1_CTS #10 US1_RTS #9 LEU0_TX #14 LEU0_RX #13 I2C0_SDA #14 I2C0_SCL #13	FRC_DCLK #14 FRC_DOUT #13 FRC_DFRAME #12 MODEM_DCLK #14 MODEM_DIN #13 MODEM_DOUT #12 MODEM_ANT0 #11 MODEM_ANT1 #10	PRS_CH0 #11 PRS_CH9 #14 PRS_CH10 #3 PRS_CH11 #2 ACMP0_O #14 ACMP1_O #14 ETM_TD2					
PC10	BUSBY BUSAX	TIM0_CC0 #15 TIM0_CC1 #14 TIM0_CC2 #13 TIM0_CDTI0 #12 TIM0_CDTI1 #11 TIM0_CDTI2 #10 TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC2 #13 TIM1_CC3 #12 WTIM0_CC0 #30 WTIM0_CC1 #28 WTIM0_CC1 #28 WTIM0_CC1 #28 WTIM0_CC1 #22 WTIM0_CDT10 #22 WTIM0_CDT10 #22 WTIM0_CDT12 #18 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15 PCNT0_S1IN #14	US0_TX #15 US0_RX #14 US0_CLK #13 US0_CS #12 US0_CTS #11 US0_RTS #10 US1_TX #15 US1_RX #14 US1_CLK #13 US1_CS #12 US1_CTS #11 US1_RTS #10 LEU0_TX #15 LEU0_RX #14 I2C0_SDA #15 I2C0_SCL #14 I2C1_SDA #19 I2C1_SCL #18	FRC_DCLK #15 FRC_DOUT #14 FRC_DFRAME #13 MODEM_DCLK #15 MODEM_DIN #14 MODEM_DOUT #13 MODEM_ANT0 #12 MODEM_ANT1 #11	CMU_CLK1 #3 PRS_CH0 #12 PRS_CH9 #15 PRS_CH10 #4 PRS_CH11 #3 ACMP0_O #15 ACMP1_O #15 ETM_TD3 GPIO_EM4WU12					
PC11	BUSAY BUSBX	TIM0_CC0 #16 TIM0_CC1 #15 TIM0_CC2 #14 TIM0_CDTI0 #13 TIM0_CDTI1 #12 TIM0_CDTI2 #11 TIM1_CC0 #16 TIM1_CC1 #15 TIM1_CC2 #14 TIM1_CC2 #14 TIM1_CC3 #13 WTIM0_CC0 #31 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CDT10 #23 WTIM0_CDT10 #23 WTIM0_CDT12 #19 LETIM0_OUT0 #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 PCNT0_S1IN #15	US0_TX #16 US0_RX #15 US0_CLK #14 US0_CS #13 US0_CTS #12 US0_RTS #11 US1_TX #16 US1_RX #15 US1_CLK #14 US1_CS #13 US1_CTS #12 US1_RTS #11 LEU0_TX #16 LEU0_RX #15 I2C0_SDA #16 I2C0_SCL #15 I2C1_SDA #20 I2C1_SCL #19	FRC_DCLK #16 FRC_DOUT #15 FRC_DFRAME #14 MODEM_DCLK #16 MODEM_DIN #15 MODEM_DOUT #14 MODEM_ANT0 #13 MODEM_ANT1 #12	CMU_CLK0 #3 PRS_CH0 #13 PRS_CH9 #16 PRS_CH10 #5 PRS_CH11 #4 ACMP0_O #16 ACMP1_O #16 DBG_SWO #3					

#### 6.4 Alternate Functionality Overview

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings and the associated GPIO pin. Refer to 6.3 GPIO Functionality Table for a list of functions available on each GPIO pin.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
ACMP0_O	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Analog comparator ACMP0, digital out- put.
ACMP1_O	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Analog comparator ACMP1, digital out- put.
ADC0_EXTN	0: PA0								Analog to digital converter ADC0 ex- ternal reference in- put negative pin.
ADC0_EXTP	0: PA1								Analog to digital converter ADC0 ex- ternal reference in- put positive pin.
BOOT_RX	0: PF1								Bootloader RX.
воот_тх	0: PF0								Bootloader TX.
CMU_CLK0	0: PA1 1: PB15 2: PC6 3: PC11	5: PD14 6: PF2 7: PF7							Clock Management Unit, clock output number 0.
CMU_CLK1	0: PA0 1: PB14 2: PC7 3: PC10	4: PD10 5: PD15 6: PF3 7: PF6							Clock Management Unit, clock output number 1.
CMU_CLKI0	0: PB13 1: PF7 2: PC6	4: PA5							Clock Management Unit, clock output number I0.

#### Table 6.4. Alternate Functionality Overview

Alternate				LOCA					
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PF0								Debug-interface Serial Wire clock input and JTAG Test Clock.
DBG_SWCLKTCK									Note that this func- tion is enabled to the pin out of reset, and has a built-in pull down.
	0: PF1								Debug-interface Serial Wire data in- put / output and JTAG Test Mode Select.
DBG_SWDIOTMS									Note that this func- tion is enabled to the pin out of reset, and has a built-in pull up.
	0: PF2 1: PB13 2: PD15 3: PC11								Debug-interface Serial Wire viewer Output.
DBG_SWO	5. FOT								Note that this func- tion is not enabled after reset, and must be enabled by software to be used.
	0: PF3								Debug-interface JTAG Test Data In.
DBG_TDI									Note that this func- tion becomes avail- able after the first valid JTAG com- mand is received, and has a built-in pull up when JTAG is active.
	0: PF2								Debug-interface JTAG Test Data Out.
DBG_TDO									Note that this func- tion becomes avail- able after the first valid JTAG com- mand is received.
ETM_TCLK	1: PA5 3: PC6								Embedded Trace Module ETM clock .

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
ETM_TD0	3: PC7								Embedded Trace Module ETM data 0.
ETM_TD1	3: PC8								Embedded Trace Module ETM data 1.
ETM_TD2	3: PC9								Embedded Trace Module ETM data 2.
ETM_TD3	3: PC10								Embedded Trace Module ETM data 3.
FRC_DCLK	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Frame Controller, Data Sniffer Clock.
FRC_DFRAME	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	16: PD10 17: PD11 18: PD12 19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	Frame Controller, Data Sniffer Frame active
FRC_DOUT	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Frame Controller, Data Sniffer Out- put.
GPIO_EM4WU0	0: PF2								Pin can be used to wake the system up from EM4
GPIO_EM4WU1	0: PF7								Pin can be used to wake the system up from EM4
GPIO_EM4WU4	0: PD14								Pin can be used to wake the system up from EM4
GPIO_EM4WU8	0: PA3								Pin can be used to wake the system up from EM4
GPIO_EM4WU9	0: PB13								Pin can be used to wake the system up from EM4
GPIO_EM4WU12	0: PC10								Pin can be used to wake the system up from EM4

Alternate				LOC	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
I2C0_SCL	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	I2C0 Serial Clock Line input / output.
I2C0_SDA	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	I2C0 Serial Data in- put / output.
I2C1_SCL					18: PC10 19: PC11				I2C1 Serial Clock Line input / output.
I2C1_SDA					19: PC10	20: PC11			I2C1 Serial Data in- put / output.
LES_CH2	0: PD10								LESENSE channel 2.
LES_CH3	0: PD11								LESENSE channel 3.
LES_CH4	0: PD12								LESENSE channel 4.
LES_CH5	0: PD13								LESENSE channel 5.
LES_CH6	0: PD14								LESENSE channel 6.
LES_CH7	0: PD15								LESENSE channel 7.
LES_CH8	0: PA0								LESENSE channel 8.
LES_CH9	0: PA1								LESENSE channel 9.
LES_CH10	0: PA2								LESENSE channel 10.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
LES_CH11	0: PA3								LESENSE channel 11.
LES_CH12	0: PA4								LESENSE channel 12.
LES_CH13	0: PA5								LESENSE channel 13.
LETIM0_OUT0	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	LEUART0 Receive input.
LEU0_TX	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	LEUART0 Transmit output. Also used as receive input in half duplex commu- nication.
LFXTAL_N	0: PB14								Low Frequency Crystal (typically 32.768 kHz) nega- tive pin. Also used as an optional ex- ternal clock input pin.
LFXTAL_P	0: PB15								Low Frequency Crystal (typically 32.768 kHz) posi- tive pin.
MODEM_ANT0	0: PA3 1: PA4 2: PA5 3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11 15: PD10	16: PD11 17: PD12 18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	MODEM antenna control output 0, used for antenna diversity.
MODEM_ANT1	0: PA4 1: PA5 2: PB11 3: PB12	4: PB13 5: PB14 6: PB15 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11 14: PD10 15: PD11	16: PD12 17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	MODEM antenna control output 1, used for antenna diversity.
MODEM_DCLK	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	MODEM data clock out.

Alternate				LOCA	TION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
MODEM_DIN	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	MODEM data in.
MODEM_DOUT	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	16: PD10 17: PD11 18: PD12 19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	MODEM data out.
OPA0_N	0: PA4								Operational Amplifi- er 0 external nega- tive input.
OPA0_P	0: PA2								Operational Amplifi- er 0 external posi- tive input.
OPA1_N	0: PD15								Operational Amplifi- er 1 external nega- tive input.
OPA1_P	0: PD13								Operational Amplifi- er 1 external posi- tive input.
OPA2_N	0: PB13								Operational Amplifi- er 2 external nega- tive input.
OPA2_OUT	0: PB12								Operational Amplifi- er 2 output.
OPA2_P	0: PB11								Operational Amplifi- er 2 external posi- tive input.
PCNT0_S0IN	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Pulse Counter PCNT0 input num- ber 0.
PCNT0_S1IN	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Pulse Counter PCNT0 input num- ber 1.
PRS_CH0	0: PF0 1: PF1 2: PF2 3: PF3	4: PF4 5: PF5 6: PF6 7: PF7	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11					Peripheral Reflex System PRS, chan- nel 0.
PRS_CH1	0: PF1 1: PF2 2: PF3 3: PF4	4: PF5 5: PF6 6: PF7 7: PF0							Peripheral Reflex System PRS, chan- nel 1.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
PRS_CH2	0: PF2 1: PF3 2: PF4 3: PF5	4: PF6 5: PF7 6: PF0 7: PF1							Peripheral Reflex System PRS, chan- nel 2.
PRS_CH3	0: PF3 1: PF4 2: PF5 3: PF6	4: PF7 5: PF0 6: PF1 7: PF2	9: PD10 10: PD11 11: PD12	12: PD13 13: PD14 14: PD15					Peripheral Reflex System PRS, chan- nel 3.
PRS_CH4	1: PD10 2: PD11 3: PD12	4: PD13 5: PD14 6: PD15							Peripheral Reflex System PRS, chan- nel 4.
PRS_CH5	0: PD10 1: PD11 2: PD12 3: PD13	4: PD14 5: PD15							Peripheral Reflex System PRS, chan- nel 5.
PRS_CH6	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15	12: PD10 13: PD11 14: PD12 15: PD13	16: PD14 17: PD15				Peripheral Reflex System PRS, chan- nel 6.
PRS_CH7	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PA0						Peripheral Reflex System PRS, chan- nel 7.
PRS_CH8	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PA0 10: PA1						Peripheral Reflex System PRS, chan- nel 8.
PRS_CH9	0: PA3 1: PA4 2: PA5 3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PA0 9: PA1 10: PA2 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11				Peripheral Reflex System PRS, chan- nel 9.
PRS_CH10	0: PC6 1: PC7 2: PC8 3: PC9	4: PC10 5: PC11							Peripheral Reflex System PRS, chan- nel 10.
PRS_CH11	0: PC7 1: PC8 2: PC9 3: PC10	4: PC11 5: PC6							Peripheral Reflex System PRS, chan- nel 11.
TIM0_CC0	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	16: PD10 17: PD11 18: PD12 19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	Timer 0 Capture Compare input / output channel 2.

Alternate	LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
TIM0_CDTI0	0: PA3 1: PA4 2: PA5 3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11 15: PD10	16: PD11 17: PD12 18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	Timer 0 Compli- mentary Dead Time Insertion channel 0.
TIM0_CDTI1	0: PA4 1: PA5 2: PB11 3: PB12	4: PB13 5: PB14 6: PB15 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11 14: PD10 15: PD11	16: PD12 17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	Timer 0 Compli- mentary Dead Time Insertion channel 1.
TIM0_CDTI2	0: PA5 1: PB11 2: PB12 3: PB13	4: PB14 5: PB15 6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11	13: PD10 14: PD11 15: PD12	16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 23: PF4	24: PF5 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	Timer 0 Compli- mentary Dead Time Insertion channel 2.
TIM1_CC0	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	16: PD10 17: PD11 18: PD12 19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	Timer 1 Capture Compare input / output channel 2.
TIM1_CC3	0: PA3 1: PA4 2: PA5 3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11 15: PD10	16: PD11 17: PD12 18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	Timer 1 Capture Compare input / output channel 3.
US0_CLK	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	16: PD10 17: PD11 18: PD12 19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	USART0 clock in- put / output.
US0_CS	0: PA3 1: PA4 2: PA5 3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11 15: PD10	16: PD11 17: PD12 18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	USART0 chip se- lect input / output.
US0_CTS	0: PA4 1: PA5 2: PB11 3: PB12	4: PB13 5: PB14 6: PB15 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11 14: PD10 15: PD11	16: PD12 17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	USART0 Clear To Send hardware flow control input.
US0_RTS	0: PA5 1: PB11 2: PB12 3: PB13	4: PB14 5: PB15 6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11	13: PD10 14: PD11 15: PD12	16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 23: PF4	24: PF5 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	USART0 Request To Send hardware flow control output.
US0_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	USART0 Asynchro- nous Receive. USART0 Synchro- nous mode Master Input / Slave Out- put (MISO).

# EFR32BG13 Blue Gecko *Bluetooth*® Low Energy SoC Family Data Sheet Pin Definitions

Alternate	LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
US0_TX	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	USART0 Asynchro- nous Transmit. Al- so used as receive input in half duplex communication.
									USART0 Synchro- nous mode Master Output / Slave In- put (MOSI).
US1_CLK	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 5: PB12 6: PB13 7: PB14	8: PB15 9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	16: PD10 17: PD11 18: PD12 19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	USART1 clock in- put / output.
US1_CS	0: PA3 1: PA4 2: PA5 3: PB11	4: PB12 5: PB13 6: PB14 7: PB15	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11 15: PD10	16: PD11 17: PD12 18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	USART1 chip se- lect input / output.
US1_CTS	0: PA4 1: PA5 2: PB11 3: PB12	4: PB13 5: PB14 6: PB15 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11 14: PD10 15: PD11	16: PD12 17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	USART1 Clear To Send hardware flow control input.
US1_RTS	0: PA5 1: PB11 2: PB12 3: PB13	4: PB14 5: PB15 6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11	13: PD10 14: PD11 15: PD12	16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 23: PF4	24: PF5 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	USART1 Request To Send hardware flow control output.
US1_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	USART1 Asynchro- nous Receive. USART1 Synchro- nous mode Master Input / Slave Out- put (MISO).
US1_TX	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	USART1 Asynchro- nous Transmit. Al- so used as receive input in half duplex communication.
									USART1 Synchro- nous mode Master Output / Slave In- put (MOSI).
US2_CLK				12: PF0 13: PF1 14: PF3 15: PF4	16: PF5 17: PF6 18: PF7			30: PA5	USART2 clock in- put / output.
US2_CS			11: PF0	12: PF1 13: PF3 14: PF4 15: PF5	16: PF6 17: PF7			29: PA5	USART2 chip se- lect input / output.
US2_CTS			10: PF0 11: PF1	12: PF3 13: PF4 14: PF5 15: PF6	16: PF7			28: PA5	USART2 Clear To Send hardware flow control input.

Alternate	Alternate LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
US2_RTS			9: PF0 10: PF1 11: PF3	12: PF4 13: PF5 14: PF6 15: PF7			27: PA5		USART2 Request To Send hardware flow control output.
US2_RX				13: PF0 14: PF1 15: PF3	16: PF4 17: PF5 18: PF6 19: PF7			31: PA5	USART2 Asynchro- nous Receive. USART2 Synchro- nous mode Master Input / Slave Out- put (MISO).
US2_TX	0: PA5			14: PF0 15: PF1	16: PF3 17: PF4 18: PF5 19: PF6	20: PF7			USART2 Asynchro- nous Transmit. Al- so used as receive input in half duplex communication. USART2 Synchro- nous mode Master Output / Slave In- put (MOSI).
VDAC0_EXT	0: PA1								Digital to analog converter VDAC0 external reference input pin.
VDAC0_OUT0 / OPA0_OUT	0: PA3								Digital to Analog Converter DAC0 output channel number 0.
VDAC0_OUT0AL T / OPA0_OUT- ALT	0: PA5 1: PD13 2: PD15								Digital to Analog Converter DAC0 al- ternative output for channel 0.
VDAC0_OUT1 / OPA1_OUT	0: PD14								Digital to Analog Converter DAC0 output channel number 1.
VDAC0_OUT1AL T / OPA1_OUT- ALT	0: PD12 1: PA2 2: PA4								Digital to Analog Converter DAC0 al- ternative output for channel 1.
WTIM0_CC0	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5		15: PB11	16: PB12 17: PB13 18: PB14 19: PB15		26: PC6 27: PC7	28: PC8 29: PC9 30: PC10 31: PC11	Wide timer 0 Cap- ture Compare in- put / output channel 0.
WTIM0_CC1	0: PA2 1: PA3 2: PA4 3: PA5			13: PB11 14: PB12 15: PB13	16: PB14 17: PB15		24: PC6 25: PC7 26: PC8 27: PC9	28: PC10 29: PC11	Wide timer 0 Cap- ture Compare in- put / output channel 1.
WTIM0_CC2	0: PA4 1: PA5		11: PB11	12: PB12 13: PB13 14: PB14 15: PB15		22: PC6 23: PC7	24: PC8 25: PC9 26: PC10 27: PC11	30: PD10 31: PD11	Wide timer 0 Cap- ture Compare in- put / output channel 2.

Alternate				LOC	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
WTIM0_CDTI0		7: PB11	8: PB12 9: PB13 10: PB14 11: PB15		18: PC6 19: PC7	20: PC8 21: PC9 22: PC10 23: PC11	26: PD10 27: PD11	28: PD12 29: PD13 30: PD14 31: PD15	Wide timer 0 Com- plimentary Dead Time Insertion channel 0.
WTIM0_CDTI1		5: PB11 6: PB12 7: PB13	8: PB14 9: PB15		16: PC6 17: PC7 18: PC8 19: PC9	20: PC10 21: PC11	24: PD10 25: PD11 26: PD12 27: PD13	28: PD14 29: PD15 30: PF0 31: PF1	Wide timer 0 Com- plimentary Dead Time Insertion channel 1.
WTIM0_CDTI2	3: PB11	4: PB12 5: PB13 6: PB14 7: PB15		14: PC6 15: PC7	16: PC8 17: PC9 18: PC10 19: PC11	22: PD10 23: PD11	24: PD12 25: PD13 26: PD14 27: PD15	28: PF0 29: PF1 30: PF2 31: PF3	Wide timer 0 Com- plimentary Dead Time Insertion channel 2.

Certain alternate function locations may have non-interference priority. These locations will take precedence over any other functions selected on that pin (i.e. another alternate function enabled to the same pin inadvertently).

Some alternate functions may also have high speed priority on certain locations. These locations ensure the fastest possible paths to the pins for timing-critical signals.

The following table lists the alternate functions and locations with special priority.

#### Table 6.5. Alternate Functionality Priority

Alternate Functionality	Location	Priority
CMU_CLKI0	1: PF7	High Speed

#### 6.5 Analog Port (APORT) Client Maps

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, DACs, etc. The APORT consists of a set of shared buses, switches, and control logic needed to configurably implement the signal routing. A complete description of APORT functionality can be found in the Reference Manual.

Client maps for each analog circuit using the APORT are shown in the following tables. The maps are organized by bus, and show the peripheral's port connection, the shared bus, and the connection from specific bus channel numbers to GPIO pins.

In general, enumerations for the pin selection field in an analog peripheral's register can be determined by finding the desired pin connection in the table and then combining the value in the Port column (APORT\_\_), and the channel identifier (CH\_\_). For example, if pin PF7 is available on port APORT2X as CH23, the register field enumeration to connect to PF7 would be APORT2XCH23. The shared bus used by this connection is indicated in the Bus column.

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		90d						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
APORT3Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

# Table 6.6. ACMP0 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
<b>APORT3Y</b>	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

# Table 6.7. ACMP1 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		60d		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		90d						
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
APORT3Y	BUSCY	PB15		PB13		PB11														PA5		PA3		۲A1		PD15		PD13		PD11		PD9	
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

## Table 6.8. ADC0 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
CE	ХТ																																
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
APORT3Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
CE	хт_	SEN	ISE																														
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

## Table 6.10. IDAC0 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSCX		PB14		PB12																PA4		PA2		PAO		PD14		PD12		PD10		
APORT1Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		60d	

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
OP	A0_	N																															
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		90d						
<b>APORT3Y</b>	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
OP	A0_	P																															
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
<b>APORT3X</b>	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	

## Table 6.11. VDAC0 / OPA Bus and Pin Mapping

÷	(0)	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6		2	G	ß	4	8	8	-	0
Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
	A1_	<u>N</u>																															_
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
<b>APORT3Y</b>	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PAO		PD14		PD12		PD10		
OP	A1_	P																															
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PAO		PD14		PD12		PD10		
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
OP	A2_	N																															
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
<b>APORT3Y</b>	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PAO		PD14		PD12		PD10		

		Σ	0	6	80	2	9	5	4	e Ci	2	Σ	0	<u>_</u>	œ	7	9	5	4	3	2	-	0			~			_				
Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0
OP	A2_	00	Г	1																													
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		60d		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
<b>APORT3Y</b>	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PAO		PD14		PD12		PD10		
OP	A2_	<u>P</u>																															
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PAO		PD14		PD12		PD10		
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
VD	ACO	0_0	JT0	/ 0	PA0	_οι	JT	1	1		1			1						1					1			1					
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
<b>APORT3Y</b>	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
VD	AC	)_0	JT1	/ OF	PA1	_0L	JT																										
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11		PD9	
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

## 7. QFN48 Package Specifications

## 7.1 QFN48 Package Dimensions




Figure 7.1. QFN48 Package Drawing

Dimension	Min	Тур	Мах
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.18	0.25	0.30
D	6.90	7.00	7.10
E	6.90	7.00	7.10
D2	5.15	5.30	5.45
E2	5.15	5.30	5.45
е		0.50 BSC	
L	0.30	0.40	0.50
К	0.20	_	—
R	0.09		_
ааа		0.15	
bbb		0.10	
ссс		0.10	
ddd		0.05	
eee		0.08	
fff		0.10	
Note:			

#### Table 7.1. QFN48 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 7.2 QFN48 PCB Land Pattern




Figure 7.2. QFN48 PCB Land Pattern Drawing

#### Table 7.2. QFN48 PCB Land Pattern Dimensions

Dimension	Тур
S1	6.01
S	6.01
L1	4.70
W1	4.70
e	0.50
W	0.26
L	0.86

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.

7. A 4x4 array of 0.75 mm square openings on a 1.00 mm pitch can be used for the center ground pad.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 7.3 QFN48 Package Marking



Figure 7.3. QFN48 Package Marking

The package marking consists of:

- PPPPPPPP The part number designation.
  - 1. Family Code (B | M | F)
  - 2. G (Gecko)
  - 3. Series (1, 2,...)
  - 4. Device Configuration (1, 2,...)
  - 5. Performance Grade (P | B | V)
  - 6. Feature Code (1 to 7)
  - 7. TRX Code (3 = TXRX | 2= RX | 1 = TX)
  - 8. Band (1 = Sub-GHz | 2 = 2.4 GHz | 3 = Dual-band)
  - 9. Flash (J = 1024K | H = 512K | G = 256K | F = 128K | E = 64K | D = 32K)
  - 10. Temperature Grade (G = -40 to 85 | I = -40 to 125)
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.

## 8. Revision History

#### 8.1 Revision 0.5

2017-04-25

- Added RFSENSE section to System Overview.
- Updated specification tables with latest characterization results.
- Split 2.4 GHz BLE tables into separate tables for 1 Mbps, 2 Mbps, 500kbps, and 125kbps data rates.
- Added typical performance graphs.
- Condensed pin function tables with new formatting.
- Added APORT Connection Diagram.
- · Corrected package marking flash size designator.
- Removed OPNs for QFN32 package options.


#### 8.2 Revision 0.1

2016-11-15

Initial release.



# Simplicity Studio<sup>™</sup>4



## Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

## http://www.silabs.com