IEEE 802.11 b/g/n Link Controller Module with Integrated Bluetooth® 5.0



ATWILC3000-MR110xA

www.microchip.com Product Pages: ATWILC3000

Introduction

The ATWILC3000-MR110xA module is an IEEE 802.11 b/g/n RF/Baseband/Medium Access Control (MAC) link controller and Bluetooth 5.0 compliant module 1, optimized for low-power mobile applications. This module supports single stream 1x1 IEEE 802.11n mode providing up to 72 Mbps PHY rate. The ATWILC3000-MR110xA module features small form factor when integrating Power Amplifier (PA), Low Noise Amplifier (LNA), Transmit/Receive switch and Power Management. The ATWILC3000-MR110CA integrates a chip antenna while the ATWILC3000-MR110UA adds a micro co-ax (u.FL) connector for connecting to an external antenna. This module offers very low power consumption while simultaneously providing high performance. This module contains all circuitry required including a 26 MHz crystal, PMU circuitry and a chip antenna or a micro co-ax (u.FL) RF connector. The ATWILC3000-MR110xA module requires a 32.768 kHz clock for sleep operation.

The ATWILC3000-MR110xA module utilizes highly optimized IEEE 802.11 Bluetooth coexistence protocols and provides Serial Peripheral Interface (SPI) and Secure Digital Input Output (SDIO) for interfacing with the host controller.

The references to the ATWILC3000-MR110xA module include the following devices:

- ATWILC3000-MR110CA
- ATWILC3000-MR110UA

Features

IEEE 802.11

- IEEE 802.11 b/g/n, Single Stream (1x1) 20 MHz Bandwidth WLAN Link
 - Compatible with Wi-Fi[®] 6/7 2.4 GHz band
- IEEE 802.11 b/g/n (1x1) for Up to 72 Mbps PHY Rate
- Single Spatial Stream in 2.4 GHz ISM Band
- Integrated PA and T/R Switch
- Integrated Chip Antenna or U.FL Micro Co-ax Connector for Connecting to an External Antenna
- Superior Sensitivity and Range Via Advanced PHY Signal Processing
- Advanced Equalization and Channel Estimation
- Advanced Carrier and Timing Synchronization
- Supports Soft-AP
- Supports IEEE 802.11 WEP, WPA, WPA2 and WPA2 Enterprise Security
- Superior MAC Throughput Through Hardware Accelerated Aggregate A-MPDUs/A-MDSU Frame Reception and Block Acknowledgment
- On-Chip Memory Management Engine to Reduce Host Load
- SPI and SDIO Host Interfaces

- Operating Conditions:
 - Input/output operating voltage (VDDIO): 1.62V to 3.6V
 - Power supply for DC/DC convertor (VBAT): 2.5V to 4.2V
 - Operating temperature: -40°C to +85°C
- Wi-Fi Alliance[®] Certified for Connectivity and Optimizations:
 - ID: WFA72428

${\bf Bluetooth}^{\it @}$

- Bluetooth 5.0 (Basic Rate, Enhanced Data Rate and Bluetooth Low Energy)⁽¹⁾
- Frequency Hopping
- Host Control Interface (HCI) Through High Speed UART
- Integrated PA and T/R Switch
- Superior Sensitivity and Range
- Bluetooth SIG 5.0 Certification:
 - Declaration ID: D039158

Note:

1. Bluetooth SIG QDID qualification is for Bluetooth Low Energy only.



Table of Contents

Intr	troduction	1
Fea	eatures	1
1.	Ordering Information and Module Marking	5
2.	Block Diagram	6
2	Disput and Daduga Information	_
3.	<u> </u>	
	3.1. Package Description	
4.		
	4.1. Absolute Maximum Ratings	
	4.2. Recommended Operating Conditions	
	4.3. DC Characteristics	
	4.4. IEEE 802.11 b/g/n Radio Performance	
	4.5. Bluetooth Radio Performance	
	4.6. Timing Characteristics	
5.	Power Management	19
	5.1. Device States	19
	5.2. Controlling Device States	19
	5.3. Power-Up/Down Sequence	
	5.4. Digital I/O Pin Behavior During Power-Up Sequences	22
6.	Clocking	23
	6.1. Low-Power Clock	23
7.	CPU and Memory Subsystem	24
	7.1. Processor	24
	7.2. Memory Subsystem	
	7.3. Nonvolatile Memory (eFuse)	24
8.	WLAN Subsystem	
-	8.1. MAC	
	8.2. PHY	
	8.3. Radio	
9.	Bluetooth [®] Subsystem	20
	9.1. Bluetooth [®] 5.0 Features	
	9.2. Features	
10.). External Interfaces	
	10.1. Interfacing with the Host Microcontroller	
	10.2. SDIO Client Interface	
	10.3. SPI Client Interface	
	10.4. I ² C Client Interface	
	10.6. GPIOs	
	10.0. UI 103	



	10.7. Internal Pull up F	Resistors	34
11.	Application Reference [Design	35
	11.1. Host Interface - S	5PI	35
	11.2. Host Interface - S	5DIO	36
12.	Package Outline Drawii	ngs	37
13.	Design Considerations.		42
	13.1. Module Placeme	nt and Routing Guidelines	42
	13.2. Antenna Perform	nance of ATWILC3000-MR110CA	43
	13.3. ATWILC3000-MR	110UA Placement and Routing Guidelines	46
	13.4. Approved Anten	na Types	47
	13.5. Reflow Profile In	formation	48
	13.6. Module Assembl	y Considerations	49
	13.7. Conformal Coati	ng	49
14.	Appendix A: Regulatory	Approval	50
	14.1. United States		50
	•		
	• •		
	14.8. Other Regulatory	y Information	57
15.	Reference Documentat	ion	58
16.	Document Revision His	tory	59
Mic	crochip Information		62
	Trademarks		62
	Legal Notice		62
	Microchip Devices Code	e Protection Feature	62



1. Ordering Information and Module Marking

The following table provides the ordering details for the ATWILC3000-MR110xA module.

Table 1-1. Ordering Details


Model Number	Ordering Code	Package	Description	Regulatory Information ⁽¹⁾
ATWILC3000- MR110CA	ATWILC3000- MR110CA	22.4 x 14.7 x 2.0 mm	Certified module with ATWILC3000-MU IC and chip antenna	FCC, ISED, CE, MIC, KCC, NCC, SRRC
ATWILC3000- MR110UA	ATWILC3000- MR110UA	22.4 x 14.7 x 2.0 mm	Certified module with ATWILC3000-MU IC and u.FL connector	FCC, ISED, CE

Note:

1. For additional details, refer to Appendix A: Regulatory Approval.

The following figure illustrates the ATWILC3000-MR110xA module marking information.

Figure 1-1. Marking Information






2. Block Diagram

The following figure shows the block diagram of the ATWILC3000-MR110xA module.


Figure 2-1. ATWILC3000-MR110xA Module Block Diagram



3. Pinout and Package Information

This package contains an exposed paddle that must be connected to the system board ground. The ATWILC3000-MR110xA module pin assignment is shown in following figure.

Figure 3-1. ATWILC3000-MR110xA Module Pin Assignment



The following table provides the ATWILC3000-MR110xA module pin description.

Table 3-1. ATWILC3000-MR110xA Module Pin Description

Pin #	Pin Name	Pin Type	Description
1	GND	GND	Ground
2	SDIO/SPI CFG	Digital Input	Connect to VDDIO through a 1 $M\Omega$ resistor to enable SPI interface. Connect to GND to enable SDIO interface



Table 3-1. ATWILC3000-MR110xA Module Pin Description (continued)

Pin #	Pin Name	Pin Type	Description
3	NC	_	No connection
4	NC	_	No connection
5	NC	_	No connection
6	NC	_	No connection
7	RESETN	Digital Input	Active-low hard Reset. When this pin is asserted low, the module is placed in the Reset state. When this pin is asserted high, the module is out of Reset and functions normally. Connect to a host output that defaults low on power-up. If the host output is tri-stated, add a 1 M Ω pull down resistor to ensure a low level at power-up
8	BT_TXD	Digital I/O, Programmable pull up	Bluetooth UART transmits data output. Connect to UART_RXD of host
9	BT_RXD	Digital I/O, Programmable pull up	Bluetooth UART receives data input. Connect to UART_TXD of host
10	BT_RTS/I ² C_SDA_S	Digital I/O, Programmable pull up	I ² C Client data. Used only for debug development purposes. It is recommended to add a test point for this pin. I ² C will be the default configuration. If flow control is enabled, this pin will be configured as UART RTS
11	BT_CTS/I ² C_SCL_S	Digital I/O, Programmable pull up	I ² C Client clock. Used only for debug development purposes. It is recommended to add a test point for this pin. I ² C will be the default configuration. If flow control is enabled, this pin will be configured as UART CTS
12	VDDIO	Power	Digital I/O power supply
13	GND	GND	Ground
14	GPIO3	Digital I/O, Programmable pull up	GPIO_3 ⁽¹⁾
15	GPIO4	Digital I/O, Programmable pull up	GPIO_4 ⁽¹⁾
16	UART_TXD	Digital I/O, Programmable pull up	Wi-Fi® UART TxD output. Used only for debug development purposes. It is recommended to add a test point for this pin
17	UART_RXD	Digital I/O, Programmable pull up	Wi-Fi UART RxD input. Used only for debug development purposes. It is recommended to add a test point for this pin
18	VBAT	Power	Power supply pin for DC/DC converter and PA
19	CHIP_EN	Digital Input	PMU enable. High level enables the module and the low level places the module in Power- Down mode. Connect to a host output that defaults low at power-up. If the host output is tri-stated, add a 1 $M\Omega$ pull down resistor if necessary to ensure a low level at power-up
20	RTC_CLK	Digital I/O, Programmable pull up	RTC Clock input. Connect to a 32.768 kHz clock source
21	GND	GND	Ground
22	SD_CLK/GPIO8	Digital I/O, Programmable pull up	SDIO clock line from the ATWILC3000-MR110xA, when the module is configured for SDIO
23	SD_CMD/SPI_SCK	Digital I/O, Programmable pull up	SDIO CMD line from ATWILC3000-MR110xA, when the module is configured for SDIO. SPI clock from ATWILC3000-MR110xA, when the module is configured for SPI

Table 3-1. ATWILC3000-MR110xA Module Pin Description (continued)

		viodule Pin Description (contint	, , , , , , , , , , , , , , , , , , ,
Pin #	Pin Name	Pin Type	Description
24	SD_DAT0/SPI_MISO	Digital I/O, Programmable pull up	SDIO Data Line 0 from the ATWILC3000-MR110xA, when the module is configured for SDIO. SPI MISO (Host In Client Out) pin from the ATWILC3000-MR110xA, when the module is configured for SPI
25	SD_DAT1/SPI_SSN	Digital I/O, Programmable pull up	SDIO Data Line 1 from the ATWILC3000-MR110xA, when the module is configured for SDIO. Active-low SPI SSN (Client Select) pin from the ATWILC3000-MR110xA, when the module is configured for SPI
26	SD_DAT2/SPI_MOSI	Digital I/O, Programmable pull up	SDIO Data Line 2 from the ATWILC3000-MR110xA, when the module is configured for SDIO. SPI MOSI (Host Out Client In) pin from the ATWILC3000-MR110xA, when the module is configured for SPI
27	SD_DAT3/GPIO7	Digital I/O, Programmable pull up	SDIO Data Line 3 from the ATWILC3000-MR110xA, when the module is configured for SDIO
28	28 GND GND		Ground
29	GPIO17	Digital I/O, Programmable pull up	GPIO_17 ⁽¹⁾
30	GPIO18	Digital I/O, Programmable pull up	GPIO_18 ⁽¹⁾
31	GPIO19	Digital I/O, Programmable pull up	GPIO_19 ⁽¹⁾
32	GPIO20	Digital I/O, Programmable pull up	GPIO_20 ⁽¹⁾
33	IRQN	Digital output, Programmable pull up	ATWILC3000-MR110xA module interrupt output. Connect to a host interrupt pin
34	GPIO 21	Digital I/O, Programmable pull up	GPIO_21 ⁽¹⁾
35	GPIO 0	Digital I/O, Programmable pull up	GPIO_0 ⁽¹⁾
36	GND	GND	Ground
37	PADDLE VSS	Power	Connect to the system board ground

Note:

1. Usage of the GPIO functionality is not supported by the firmware. The data sheet will be updated once the support for this feature is added.

3.1 Package Description

The following table provides the ATWILC3000-MR110xA module package dimensions.

 Table 3-2. ATWILC3000-MR110xA Module Package Information

Parameter	Value	Unit
Pad count	37	_
Package size	22.43 x 14.73	
Total thickness	2.09	
Pad pitch	1.20	mm
Pad width	0.81	
Exposed pad size	4.4 × 4.4	



4. Electrical Characteristics

This chapter provides an overview of the electrical characteristics of the ATWILC3000-MR110xA module.

4.1 Absolute Maximum Ratings

The following table provides the absolute maximum ratings for the ATWILC3000-MR110xA module.

Table 4-1. ATWILC3000-MR110xA Module Absolute Maximum Ratings

Characteristic	Symbol	Min.	Max.	Unit
I/O Supply Voltage	VDDIO	-0.3	5.0	
Battery Supply Voltage	VBAT	-0.3	5.0	V
Digital Input Voltage	V _{IN} ⁽¹⁾	-0.3	VDDIO	
ESD	V _{ESD} ⁽²⁾	_	±4	kV
Storage Temperature	T _A	-65	150	°C
Junction Temperature	_	_	125	ر عن
RF input power max.	_	_	10	dBm

- 1. V_{IN} corresponds to all the digital pins.
- 2. Horizontal Coupling Plane (HCP) and Vertical Coupling Plane (VCP) discharge methods are used.



InfoStresses beyond those listed under "Absolute Maximum Ratings" cause permanent damage to the device. This is a stress rating only. The functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods affects the device reliability.

4.2 Recommended Operating Conditions

The following table provides the recommended operating conditions for the ATWILC3000-MR110xA module.

Table 4-2. ATWILC3000-MR110xA Module Recommended Operating Conditions

Characteristic	Symbol	Min.	Тур.	Max.	Units
I/O Supply Voltage Low Range	VDDIO _L ⁽²⁾	1.62	1.80	2.00	
I/O Supply Voltage Mid Range	VDDIO _M ⁽²⁾	2.00	2.50	3.00	W
I/O Supply Voltage High Range	VDDIO _H ⁽²⁾	3.00	3.30	3.60	V
Battery Supply Voltage	VBAT	2.5 ⁽³⁾	3.30	4.20	
Operating Temperature	_	-40	_	85	°C

Notes:

- 1. The battery supply voltage is applied to the VBAT pin.
- 2. The I/O supply voltage is applied to the VDDIO pin.
- 3. The ATWILC3000-MR110xA module is functional across this range of voltages; however, optimal RF performance is ensured for VBAT in the range \geq 3.0V VBAT \leq 4.2V.

4.3 DC Characteristics

The following table provides the DC characteristics for the ATWILC3000-MR110xA module digital pads.



Table 4-3. DC Electrical Characteristics

VDDIO Condition	Characteristic	Min.	Тур.	Max.	Unit
VDDIOL	Input Low Voltage (V _{IL})	-0.30	_	0.60	
	Input High Voltage (V _{IH})	VDDIO -0.60	_	VDDIO+0.30	
	Output Low Voltage (V _{OL})	_	_	0.45	
	Output High Voltage (V _{OH})	VDDIO -0.50	_	_	
VDDIO _M	Input Low Voltage (V _{IL})	-0.30	_	0.63	
	Input High Voltage (V _{IH})	VDDIO -0.60	_	VDDIO+0.30	
	Output Low Voltage (V _{OL})	_	_	0.45	V
	Output High Voltage (V _{OH})	VDDIO -0.50	_	_	
VDDIO _H	Input Low Voltage (V _{IL})	-0.30	_	0.65	
	Input High Voltage (V _{IH})	VDDION -0.60	_	VDDIO+0.30 (up to 3.60)	
	Output Low Voltage (V _{OL})	_	_	0.45	
	Output High Voltage (V _{OH})	VDDIO -0.50	_	_	
All	Output Loading	_	_	20	nE
	Digital Input Load	_	_	6	pF
VDDIOL	Pad Driver Strength	1.7	2.4		
VDDIO _M	Pad Driver Strength	3.4	6.5		mA
VDDIO _H	Pad Driver Strength	10.6	13.5		

4.4 IEEE 802.11 b/g/n Radio Performance

4.4.1 Receiver Performance

The receiver performance under nominal conditions are:

- VBAT = 3.3V
- VDDIO = 3.3V
- Temp = 25°C
- Measured after RF matching network
- WLAN Channel 6 (2437 MHz)

The following table provides the receiver performance characteristics for the ATWILC3000-MR110xA module.

Table 4-4. IEEE 802.11 Receiver Performance Characteristics

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency	_	2,412	_	2,472	MHz
	1 Mbps DSSS	_	-95.0	_	dBm
Sensitivity	2 Mbps DSSS	_	-93.5	_	
802.11b	5.5 Mbps DSSS	_	-90.0	_	UDIII
	11 Mbps DSSS	_	-86.0	_	



Table 4-4. IEEE 802.11 Receiver Performance Characteristics (continued)

Parameter	Description	Min.	Тур.	Max.	Unit
	6 Mbps OFDM	_	-90.0	_	
	9 Mbps OFDM	_	-88.5	-	
	12 Mbps OFDM	_	-86.0	_	
Sensitivity	18 Mbps OFDM	_	-84.5	_	dBm
802.11g	24 Mbps OFDM	_	-82.0	_	иын
	36 Mbps OFDM	_	-78.5	_	
	48 Mbps OFDM	_	-74.5	_	
	54 Mbps OFDM	_	-73.0	_	
	MCS 0	_	-89.0	_	dBm
	MCS 1	_	-87.0	-	
Sensitivity	MCS 2	_	-84.0	_	
802.11n	MCS 3	_	-81.5	_	
(BW = 20 MHz, 800 ns	MCS 4	_	-78.0	_	
GI)	MCS 5	_	-74.0	_	
	MCS 6	_	-72.0	_	
	MCS 7	_	-70.0	_	
	1-11 Mbps DSSS	_	0	_	
Maximum Receive Signal Level	6-54 Mbps OFDM	_	0	_	dBm
Signal Level	MCS 0 – 7 (800ns GI)	_	0	_	
	1 Mbps DSSS (30 MHz offset)	_	50	-	
	11 Mbps DSSS (25 MHz offset)	_	43	_	dB
Adjacent Channel	6 Mbps OFDM (25 MHz offset)	_	40	-	
Rejection	54 Mbps OFDM (25 MHz offset)	_	25	_	
	MCS 0 – 20 MHz BW (25 MHz offset)	_	40	_	
	MCS 7 – 20 MHz BW (25 MHz offset)	_	20	_	

4.4.2 Transmitter Performance

The transmitter performance under nominal conditions are:

- VBAT = 3.3V
- VDDIO = 3.3V
- Temp = 25°C

The following table provides the transmitter performance characteristics for the ATWILC3000-MR110CA module.

Table 4-5. IEEE 802.11 Transmitter Performance Characteristics of ATWILC3000-MR110CA

Parameter	Description	Minimum	Typical	Max.	Unit
Frequency	_	2,412	_	2,472	MHz
	802.11b 1 Mbps	_	17.0 ⁽¹⁾	_	
Output Davis	802.11b 11 Mbps	_	18.5 ⁽¹⁾	_	
	802.11g OFDM 6 Mbps	_	17.5 ⁽¹⁾	_	dBm
Output Power	802.11g OFDM 54 Mbps	_	16.0 ⁽¹⁾	_	UDIII
	802.11n HT20 MCS 0 (800ns GI)	_	17.0 ⁽¹⁾	_	
	802.11n HT20 MCS 7 (800ns GI)	_	13.0 ⁽¹⁾	_	
TX Power Accuracy	_	_	±1.5 ⁽²⁾	_	dB
Carrier Suppression	_	_	30.0	_	dBc



Table 4-5. IEEE 802.11 Transmitter Performance Characteristics of ATWILC3000-MR110CA (continued)

Parameter	Description	Minimum	Typical	Max.	Unit
Harmonic Output Power	2 nd	_	_	-41	
(Radiated, Regulatory mode)	3 rd	_	_	-41	dBm/MHz

Notes:

- 1. Measured at IEEE 802.11 specification compliant EVM/Spectral mask.
- 2. Measured after RF matching network.
- 3. The operating temperature range is -40°C to +85°C. RF performance is ensured at a room temperature of 25°C with a 2-3 dB change at boundary conditions.
- 4. With respect to TX power, different (higher/lower) RF output power settings may be used for specific antennas and/or enclosures, in which case, re-certification may be required.
- 5. The availability of some specific channels and/or operational frequency bands are country-dependent and must be programmed at the Host product factory to match the intended destination. Regulatory bodies prohibit exposing the settings to the end user. This requirement needs to be taken care of via Host implementation.
- 6. The Host product manufacturer must ensure that the RF behavior adheres to the certification (for example, FCC, ISED) requirements when the module is installed in the final Host product.

The following table provides the transmitter performance characteristics for the ATWILC3000-MR110UA module.

Table 4-6. IEEE 802.11 Transmitter Performance Characteristics of ATWILC3000-MR110UA

Parameter	Description	Minimum	Typical	Max.	Unit
Frequency	_	2,412	_	2,472	MHz
	802.11b 1 Mbps	_	15.5 ⁽¹⁾	_	
	802.11b 11 Mbps	_	16.5 ⁽¹⁾	_	
Output Power	802.11g OFDM 6 Mbps	_	17.0 ⁽¹⁾	_	dBm
Output Power	802.11g OFDM 54 Mbps	_	14.0 ⁽¹⁾	_	авт
	802.11n HT20 MCS 0 (800 ns GI)	_	17.0 ⁽¹⁾	_	
	802.11n HT20 MCS 7 (800 ns GI)	_	10.5 ⁽¹⁾	_	
TX Power Accuracy	_	_	±1.5 ⁽²⁾	_	dB
Carrier Suppression	_	_	30.0	_	dBc
Harmonic Output Power (Radiated, Regulatory mode)	2 nd	_	_	-41	dBm/MHz
	3 rd	_	_	-41	

Notes:

- 1. Measured at IEEE 802.11 specification compliant EVM/Spectral mask.
- 2. Measured after RF matching network.
- 3. The operating temperature range is -40°C to +85°C. RF performance is ensured at room temperature of 25°C with a 2-3 dB change at boundary conditions.
- 4. With respect to TX power, different (higher/lower) RF output power settings may be used for specific antennas and/or enclosures, in which case, re-certification may be required.
- 5. The availability of some specific channels and/or operational frequency bands are country-dependent and must be programmed at the Host product factory to match the intended destination. Regulatory bodies prohibit exposing the settings to the end user. This requirement needs to be taken care of via Host implementation.



6. The Host product manufacturer must ensure that the RF behavior adheres to the certification (for example, FCC, ISED) requirements when the module is installed in the final Host product.

4.5 Bluetooth Radio Performance

4.5.1 Receiver Performance

The receiver performance under nominal conditions are:

- VBAT = 3.3V
- VDDIO = 3.3V
- Temp: 25°C
- Measured after RF matching network.

The following table provides the Bluetooth receiver performance characteristics for the ATWILC3000-MR110xA module.

Table 4-7. Bluetooth Receiver Performance Characteristics

Parameter	Description	Min.	Тур.	Max.	Unit	
Frequency	_	2,402	_	2,480	MHz	
	GFSK 1Mbps – Basic Rate ⁽¹⁾	_	-91.5	_		
Sensitivity	π/4 DQPSK 2Mbps ⁽¹⁾	_	-89.0	_		
Ideal TX	8DPSK 3Mbps ⁽¹⁾	_	-86.0	_	dBm	
	BLE (GFSK)	_	-92.5	_		
Maximum Receive Signal Level	BLE (GFSK)	_	0	_		
	Co-channel	_	9	_		
	Adjacent + 1 MHz	_	-3	_		
	Adjacent - 1 MHz	_	0	_		
	Adjacent + 2 MHz(image frequency)	_	-28	_		
	Adjacent - 2 MHz	_	-44	_		
Interference performance(BLE)	Adjacent + 3 MHz (adjacent to image)	_	-38	_	dB	
	Adjacent - 3 MHz	_	-38	_		
	Adjacent + 4 MHz	_	-48	_		
	Adjacent - 4 MHz	_	-33	_		
	Adjacent + 5 MHz	_	-37	_		
	Adjacent - 5 MHz	_	-33	_		

Note:

1. The data is preliminary.

4.5.2 Transmitter Performance

The transmitter performance under nominal conditions are:

- VBAT = 3.3V
- VDDIO = 3.3V
- Temp: 25°C
- · Measured after RF matching network.

The following table provides the Bluetooth transmitter performance characteristics for the ATWILC3000-MR110xA module.



Table 4-8. Bluetooth Transmitter Performance Characteristics

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency	_	2,402	_	2,480	MHz
	GFSK 1Mbps – Basic Rate ⁽¹⁾	_	1.8	_	
Output Power	π/4 DQPSK 2Mbps ⁽¹⁾	_	1.8	_	
Output Power	8DPSK 3Mbps ⁽¹⁾	_	1.8	_	
	BLE (GFSK)	_	1.5	_	dBm
	N + 2 (Image Frequency)	_	-32	_	иын
In-band Spurious Emission (BLE)	N + 3 (Adjacent to Image frequency)	_	-36	_	
	N - 2	_	-52	_	
	N - 3	_	-54	_	

Note:


1. The data is preliminary.

4.6 Timing Characteristics

4.6.1 I²C Client Timing

The I²C Client timing diagram for the ATWILC3000-MR110xA module is shown in the following figure.

Figure 4-1. I²C Client Timing Diagram



The following table provides the I²C Client timing parameters for the ATWILC3000-MR110xA module.

Table 4-9. I²C Client Timing Parameters

Parameter	Symbol	Min.	Max.	Units	Remarks
SCL Clock Frequency	f _{SCL}	0	400	kHz	_
SCL Low Pulse Width	t _{WL}	1.3	_	LIC.	_
SCL High Pulse Width	t _{WH}	0.6	_	μs	_
SCL, SDA Fall Time	t _{HL}	_	300		_
SCL, SDA Rise Time	t _{LH}	_	300	ns	This is dictated by external components
START Setup Time	t _{SUSTA}	0.6	_	uc	_
START Hold Time	t _{HDSTA}	0.6	_	μs	_
SDA Setup Time	t _{SUDAT}	100	_	ns	_




Table 4-9. I ² C Client Timing Parameters (continued)							
Parameter	Symbol	Min.	Max.	Units	Remarks		
SDA Hold Time	+	0	_	ns	Client and Host Default		
SDA Hold Time	THDDAT	40	_	μs	Host Programming Option		
STOP Setup Time	t _{SUSTO}	0.6	_		_		
Bus Free Time Between STOP and START	t _{BUF}	1.3	_	μs	-		
Glitch Pulse Reject	tpR	0	50	ns	_		

4.6.2 SPI Client Timing

The SPI Client timing for the ATWILC3000-MR110xA module is provided in the following figures.

Figure 4-2. SPI Client Timing Diagram



The following table provides the SPI Client timing parameters for the ATWILC3000-MR110xA module.

Table 4-10. SPI Client Timing Parameters (1)

Parameter	Symbol	Min.	Max.	Unit
Clock Input Frequency (2)	f _{SCK}	_	48	MHz



Parameter	Symbol	Min.	Max.	Unit
Clock Low Pulse Width	t _{WL}	6	—	J.IIIC
Clock High Pulse Width	t _{WH}	4	_	
Clock Rise Time	t _{LH}	0	7	
Clock Fall Time	t _{HL}	0	7	
TXD Output Delay ⁽³⁾	t _{ODLY}	3	9 from SCK fall	ns
RXD Input Setup Time	t _{ISU}	3	_	
RXD Input Hold Time	t _{IHD}	5	_	
SSN Input Setup Time	t _{SUSSN}	5	_	
SSN Input Hold Time	t _{HDSSN}	5	_	


Notes:

- 1. The timing is applicable to all SPI modes.
- 2. The maximum clock frequency specified is limited by the SPI Client interface internal design; the actual maximum clock frequency can be lower and depends on the specific PCB layout.
- 3. The timing is based on 15 pF output loading. Under all conditions, $t_{LH} + t_{WH} + t_{HL} + t_{WL}$ must be less than or equal to 1/ f_{SCK} .

4.6.3 SDIO Client Timing

The SDIO Client interface timing for ATWILC3000-MR110xA module is shown in the following figure.

Figure 4-3. SDIO Client Timing Diagram



The following table provides the SDIO Client timing parameters for the ATWILC3000-MR110xA module.

Table 4-11. SDIO Client Timing Parameters

Parameter	Symbol	Min.	Max.	Units
Clock Input Frequency (1)	f _{PP}	_	50	MHz



Table 4-11. SDIO Client Timing Parameters (continued)

Communication (Communication)							
Parameter	Symbol	Min.	Max.	Units			
Clock Low Pulse Width	t _{WL}	6	_				
Clock High Pulse Width	t _{WH}	7	_				
Clock Rise Time	t _{LH}	0	5				
Clock Fall Time	t _{HL}	0	5	ns			
Input Setup Time	t _{ISU}	6	_				
Input Hold Time	t _{IH}	8	_				
Output Delay (2)	t _{ODLY}	3	11				

Notes:

- 1. The maximum clock frequency specified is limited by the SDIO Client interface internal design; the actual maximum clock frequency can be lower and depends on the specific PCB layout.
- 2. The timing is based on 15 pF output loading.

5. Power Management

5.1 Device States

The ATWILC3000-MR110xA module has multiple device states, based on the state of the IEEE 802.11 and Bluetooth subsystems. It is possible for both subsystems to be active at the same time. To simplify the device power consumption breakdown, the following basic states are defined. One subsystem can be active at a time:

- WiFi_ON_Transmit Device actively transmits IEEE 802.11 signal
- WiFi_ON_Receive Device actively receives IEEE 802.11 signal
- BT_ON_Transmit Device actively transmits Bluetooth signal
- BT_ON_Receive Device actively receives Bluetooth signal
- Doze Device is powered on but it does not actively transmit or receive data
- Power_Down Device core supply is powered off

5.2 Controlling Device States

The following table shows different device states and their power consumption for the ATWILC3000-MR110xA. The device states can be switched using the following:

- CHIP_EN Module pin (pin 19) enables or disables the DC/DC converter
- VDDIO I/O supply voltage from external supply

In the ON states, VDDIO is ON and CHIP_EN is high (at VDDIO voltage level). To change from the ON states to Power_Down state, connect the RESETN and CHIP_EN pin to logic low (GND) by following the power-down sequence mentioned in Figure 5-1. When VDDIO is OFF and CHIP_EN is low, the chip is powered off with no leakage.

Table 5-1. Device States Current Consumption

Device State	Code Rate	Output Power	Current Consumption ⁽¹⁾		
Device State	Code Rate	(dBm)	I _{VBAT}	I _{VDDIO}	
	802.11b 1 Mbps	17.0	272 mA	23.9 mA	
	802.11b 11 Mbps	18.5	269 mA	23.9 mA	
ON WiFi Transmit	802.11g 6 Mbps	17.5	281 mA	23.9 mA	
ON_WIFI_ITATISITIIC	802.11g 54 Mbps	16.0	234 mA	23.9 mA	
	802.11n MCS 0	17.0	280 mA	23.9 mA	
	802.11n MCS 7	13.0	229 mA	23.9 mA	
	802.11b 1 Mbps	N/A	60.5 mA	23.6 mA	
	802.11b 11 Mbps	N/A	60.5 mA	23.6 mA	
ON WiFi Receive	802.11g 6 Mbps	N/A	60.5 mA	23.6 mA	
ON_WIFI_Receive	802.11g 54 Mbps	N/A	60.5 mA	23.6 mA	
	802.11n MCS 0	N/A	60.5 mA	23.6 mA	
	802.11n MCS 7	N/A	60.5 mA	23.6 mA	
ON_BT_Transmit	BLE 1 Mbps	1.5	98.6 mA	2.5 mA	
ON_BT_Receive	BLE 1 Mbps	N/A	69.1 mA	2.5 mA	
Doze (Bluetooth Low Energy Low Power)	N/A	N/A	1.4 mA ⁽²⁾		
Power_Down	N/A	N/A	1.25 μA ⁽²⁾		



Notes:

- 1. Conditions: VBAT = 3.3V, VDDIO = 3.3V, at 25°C.
- 2. The current consumption mentioned for these states is the sum of the current consumed in the VDDIO and VBAT voltage rails.


When power is not supplied to the device (DC/DC converter output and VDDIO are OFF, at ground potential), voltage cannot be applied to the ATWILC3000-MR110xA module pins because each pin contains an ESD diode from the pin to supply. This diode turns on when voltage higher than one diode-drop is supplied to the pin.

If voltage must be applied to the signal pads when the chip is in a low-power state, the VDDIO supply must be ON, so the Power_Down state must be used. Similarly, to prevent the pin-to-ground diode from turning ON, do not apply voltage that is more than one diode-drop below the ground to any pin.

5.3 Power-Up/Down Sequence

The following figure illustrates the power-up/down sequence for the ATWILC3000-MR110xA.

Figure 5-1. Power-Up/Down Sequence



The following table provides power-up/down sequence timing parameters.

Table 5-2. Power-Up/Down Sequence Timing

Parameter	Min.	Max.	Units	Description	Notes
t _A	0	_	ms	VBAT rise to VDDIO rise	VBAT and VDDIO can rise simultaneously or connected together. VDDIO must not rise before VBAT.
t _B	0	_	ms	VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low and must not be left floating.
t _C	5	_	ms	CHIP_EN rise to RESETN rise	This delay is required to stabilize the XO clock before RESETN removal. RESETN must be driven high or low and must not be left floating.
t _{A'}	0	_	ms	VDDIO fall to VBAT fall	VBAT and VDDIO must fall simultaneously or be connected together. VBAT must not fall before VDDIO.
t _{B'}	0	_	ms	CHIP_EN fall to VDDIO fall	VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN must fall simultaneously.



Table 5-2. Power-Up/Down Sequence Timing (continued)

		• •	•	σ,	
Parameter	Min.	Max.	Units	Description	Notes
t _{C'}	0	_	ms	RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RESETN and CHIP_EN fall simultaneously.



5.4 Digital I/O Pin Behavior During Power-Up Sequences

The following table represents the digital I/O pin states corresponding to the device power modes.

Table 5-3. Digital I/O Pin Behavior in Different Device States

Device State	VDDIO	CHIP_EN	RESETN	Output Driver	Input Driver	Pull-Up/Down Resistor (96 kΩ)
Power_Down: Core Supply Off	High	Low	Low	Disabled (High-Z)	Disabled	Disabled
Power-on Reset: Core Supply and Hard Reset On	High	High	Low	Disabled (High-Z)	Disabled	Enabled
Power-on Default: Core Supply On, Device Out of Reset and Not Programmed	High	High	High	Disabled (High-Z)	Enabled	Enabled
On_Doze/On_Transmit/ On_Receive: Core Supply On, Device Programmed by Firmware	High	High	High	Programmed by Firmware for Each Pin: Enabled or Disabled	Opposite of Output Driver State	Programmed by Firmware for Each Pin: Enabled or Disabled



6. Clocking

6.1 Low-Power Clock

The ATWILC3000-MR110xA module requires an external 32.768 kHz clock to be supplied at the module pin 20. This clock is used during the sleep operation. The frequency accuracy of this external clock must be within ± 500 ppm.



7. CPU and Memory Subsystem

7.1 Processor

The ATWILC3000-MR110xA module has two Cortus APS3 32-bit processors, one is used for Wi-Fi and the other is used for Bluetooth. In IEEE 802.11 mode, the processor performs many of the MAC functions, including but not limited to: association, authentication, power management, security key management and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as Station (STA) and Access Point (AP) modes. In Bluetooth mode, the processor handles multiple tasks of the Bluetooth protocol stack.

7.2 Memory Subsystem

The APS3 core uses a 256 KB instruction/boot ROM (160 KB for IEEE 802.11 and 96 KB for Bluetooth), along with a 420 KB instruction RAM (128 KB for IEEE 802.11 and 292 KB for Bluetooth) and a 128 KB data RAM (64 KB for IEEE 802.11 and 64 KB for Bluetooth). In addition, the device uses a 160 KB shared/exchange RAM (128 KB for IEEE 802.11 and 32 KB for Bluetooth), accessible by the processor and MAC, which allows the processor to perform various data management tasks on the TX and RX data packets.

7.3 Nonvolatile Memory (eFuse)

The ATWILC3000-MR110xA modules have 768 bits of nonvolatile eFuse memory that can be read by the CPU after a device reset. The eFuse is partitioned into six 128-bit banks (Bank 0 – Bank 5). Each bank has the same bit map (see the following figure). The purpose of the first 108 bits in each bank is fixed and the remaining 20 bits are general-purpose software dependent bits, or reserved for future use. Currently, the Bluetooth address is derived from the Wi-Fi MAC address such that the Bluetooth address = the Wi-Fi MAC address + 1.

This nonvolatile one-time-programmable (OTP) memory can be used for storing the following customer-specific parameters:

- MAC address
- Calibration information (crystal frequency offset and so on)
- Other software-specific configuration parameters


Each bank can be programmed independently, which allows for several updates of the device parameters following the initial programming. For example, if the MAC address is currently programmed in Bank 1, and to update the new MAC address, perform the following steps:

- 1. Invalidate the contents of Bank 1 by programming the Bank Invalid bit field of Bank 1.
- 2. Program Bank 2 with the new MAC address along with the values of ADC Calib (if used in Bank 1), Frequency Offset (from Bank 1), IQ Amp Correction (from Bank 1) and IQ Pha Correction (from Bank 1). The Used bit field for each corresponding value bit field must also be programmed.
- 3. Validate the contents of Bank 2 by programming the Bank Used bit field of Bank 2.

Each bit field (i.e., MAC Address, ADC Calibration, Frequency Offset, IQ Amp Correction, and IQ Pha Correction) has its corresponding Used bit field. Each Used bit field indicates the firmware that the value in the related bit field is valid. A value of '0' in the Used bit field indicates that the following bit field is invalid and a value of '1' programmed to the Used bit field indicates that the corresponding bit field is valid and can be used by firmware. By default, ATWILC3000-MR110xA modules are programmed with the MAC address, ADC Calib, Frequency Offset bits, IQ Amp and IQ Phase fields of Bank 1.



Figure 7-1. Bit Map for ATWILC3000-MR110xA eFuse Bank



Note: The bit map was updated with bit fields IQ Amp correction and IQ Pha Correction fields from the firmware version 15.3 for WILC Linux and 4.5 for WILC RTOS onwards. Earlier, these bit fields were reserved for future use. For customers using firmware older than 15.3 for WILC Linux and 4.5 for WILC RTOS, IQ Amp correction and IQ Pha Correction bit fields will not be used by the firmware.

The matrix table below provides details on how different versions of the firmware would handle the IQ Amp Used, IQ Amp Correction, IQ Pha Used and IQ Pha Correction bit fields during Initialization.

	IQ Amp Used and IQ Pha Used Bit Status			
Firmware Version Used by Customer	Device with IQ Amp Used and IQ Pha Used Bits with Value '1'	Device with IQ Amp Used and IQ Pha Used Bits with Value '0'		
15.3 or later for WILC Linux 4.5 or later for WILC RTOS	The firmware loads the IQ calibration values from the IQ Amp Correction and IQ Pha Correction bit fields of the corresponding eFuse bank and proceeds with Initialization.	The firmware ignores the values in the IQ Amp Correction and IQ Pha Correction bit fields and proceeds with Initialization.		
Prior to 15.3 for WILC Linux Prior to 4.5 for WILC RTOS	The firmware does not check for the IQ Amp Used and IQ Pha Used bit fields and proceed with Initialization.			



8. WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC), Physical Layer (PHY) including the radio.

8.1 MAC

The ATWILC3000-MR110xA module is designed to operate at low power, while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic and a low power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

The dedicated datapath engines are used to implement datapath functions with heavy computational requirements. For example, a Frame Check Sequence (FCS) engine checks the Cyclic Redundancy Check (CRC) of the transmitting and receiving packets and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES and WPA2 Enterprise security requirements.

Control functions, which have real-time requirements, are implemented using hardwired control logic modules. These logic modules offer a real-time response while maintaining configurability through the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA, Beacon TX control, interframe spacing and so on), protocol timer module (responsible for the Network Access vector, back-off timing, timing synchronization function and slot management), MAC Protocol Data Unit (MPDU) handling module, aggregation/deaggregation module, block ACK controller (implements the protocol requirements for burst block communication) and TX/RX control Finite State Machine (FSM) (coordinates data movement between PHY and MAC interface, cipher engine and the Direct Memory Access (DMA) interface to the TX/RX FIFOs).

The following are the characteristics of the MAC functions implemented solely in the software on the microprocessor:

- Functions with high memory requirements or complex data structures. Examples include association table management and power save queuing.
- Functions with low computational load or without critical real-time requirements. Examples include authentication and association.
- Functions that require flexibility and upgradeability. Examples include beacon frame processing and QoS scheduling.

Features

The ATWILC3000-MR110xA MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA Multiple Access Categories
- Advanced IEEE 802.11n Features:
 - Reception of aggregated MPDUs (A-MPDU)
 - Reception of aggregated MSDUs (A-MSDU)
 - Immediate block acknowledgment
 - Reduced Interframe Spacing (RIFS)
- IEEE 802.11i and WFA Security with Key Management:
 - WEP 64/128
 - WPA-TKIP



- 128-bit WPA2 CCMP (AES)
- WPA2 Enterprise
- Advanced Power Management:
 - Standard IEEE 802.11 power save mode
 - Wi-Fi Alliance[®] WMM-PS (U-APSD)
- RTS-CTS and CTS-Self Support
- Either STA or AP Mode in the Infrastructure Basic Service Set Mode
- Concurrent Mode of Operation

8.2 PHY

The ATWILC3000-MR110xA module WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11 b/g/n in single stream mode with 20 MHz bandwidth. The advanced algorithms are used to achieve maximum throughput in a real-world communication environment with impairments and interference. The PHY implements all the required functions such as Fast Fourier Transform (FFT), filtering, Forward Error Correction (FEC) that is a Viterbi decoder, frequency, timing acquisition and tracking, channel estimation and equalization, carrier sensing, clear channel assessment and automatic gain control.

Features

The IEEE 802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20 MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5 and 11 Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12,18, 24, 36, 48 and 54 Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20 MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0 and 72.2 Mbps⁽¹⁾
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery and frame detection

Note:

1. Currently, short GI is not supported by the firmware. The data sheet will be updated when the feature is supported.

8.3 Radio

This section presents information describing the properties and characteristics of the ATWILC3000-MR110xA and Wi-Fi[®] radio transmit and receive performance capabilities of the device.

The performance measurements are taken at the RF pin assuming 50Ω impedance; the RF performance is ensured for a room temperature of 25° C with a derating of 2-3 dB at the boundary conditions.

The measurements were taken under typical conditions: VBATT = 3.3V; VDDIO = 3.3V; temperature: $+25^{\circ}C$

Table 8-1. Features and Properties

Feature	Description
Part Number	ATWILC3000-MR110xA
WLAN Standard	IEEE 802.11 b/g/n, Wi-Fi [®] Compliant



Table 8-1. Features and Properties (continued)					
Feature	Description				
Host Interface	SPI, SDIO				
Dimension	22.4 x 14.7 x 2.0 mm				
Frequency Range	2.412 GHz ~ 2.472 GHz (2.4 GHz ISM Band)				
Number of Channels	11 for North America and 13 for Europe and Japan				
Modulation	802.11b: DQPSK, DBPSK, CCK 802.11g/n: OFDM /64-QAM,16-QAM, QPSK, BPSK				
Data Rate	802.11b: 1, 2, 5.5, 11 Mbps				
	802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps				
Data Rate (20 MHz, normal GI, 800 ns)	802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5, 65 Mbps				
Data Rate (20 MHz, short GI, 400 ns) ⁽¹⁾	802.11n: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2 Mbps				
Operating Temperature	-40 to +85°C				

Note:

1. Currently, short GI is not supported by the firmware. The data sheet will be updated when the feature is supported.



9. Bluetooth[®] Subsystem

The Bluetooth Subsystem implements all the mission critical real-time functions required for full compliance with specification of the Bluetooth System, v5.0, Bluetooth SIG. The baseband controller consists of a modem and a Medium Access Controller (MAC) which encodes/decodes HCI packets, constructs baseband data packages and manages and monitors connection status, slot usage, data flow, routing, segmentation and buffer control.

The Bluetooth Subsystem performs Link Control Layer management supporting the following states:

- Standby
- Connection
- Page and Page Scan
- Inquiry and Inquiry Scan
- Sniff

9.1 Bluetooth[®] 5.0 Features

- Extended Inquiry Response (EIR)
- Encryption Pause/Resume (EPR)
- Sniff Sub-Rating (SSR)
- Secure Simple Pairing (SSP)
- Link Supervision Timeout (LSTO)
- Link Management Protocol (LMP)
- Quality of Service (QOS)

9.2 Features

- Supports different device roles: Broadcaster, Central, Observer, Peripheral
- Supports Frequency Hopping
- Handles Advertising/Data/Control packet types
- Supports Encryption (AES-128, SHA-256)
- Supports Bitstream processing (CRC, whitening)



10. External Interfaces

The ATWILC3000-MR110xA module supports the following external interfaces:

- SPI client and SDIO client for IEEE 802.11 control and data transfer
- BT UART for Bluetooth® control and data transfer
- I²C client for control
- Wi-Fi[®] UART for IEEE 802.11 debug logs
- SPI host for external Flash
- General Purpose Input/Output (GPIO) pins⁽¹⁾

Note:

1. Usage of the GPIO functionality is not supported by the firmware. The data sheet will be updated once the support for this feature is added.

10.1 Interfacing with the Host Microcontroller

This section describes how to interface the ATWILC3000-MR110xA module with the host microcontroller. The interface comprises of a Client SPI/SDIO and additional control signals, as shown in the figure. Additional control signals are connected to the GPIO/IRQ interface of the microcontroller.

Figure 10-1. Interfacing with the Host Microcontroller




Table 10-1. Host Microcontroller Interface Pins

Module Pin#	Function ⁽¹⁾
7	RESETN
33	IRQN
19	CHIP_EN
25	SD_DAT1/SPI_SSN
26	SD_DAT2/SPI_MOSI
24	SD_DAT0/SPI_MISO
23	SD_CMD/SPI_SCK
27	SD_DAT3



Table 10-1. Host Microcontroller Interface Pins (continued)

Module Pin#	Function ⁽¹⁾
22	SD_CLK
8	BT_TXD
9	BT_RXD
10	BT_RTS
11	BT_CTS

Notes:

- 1. Logic input for module pin SDIO/SPI_CFG(#2) determines whether SDIO or SPI Client interface is enabled.
 - Connect SDIO/SPI_CFG to VDDIO through a 1 $M\Omega$ resistor to enable the SPI interface.
 - Connect SDIO_SPI_CFG to ground to enable SDIO interface.
- 2. Adding test points for module pins BT_TXD (#8), BT_RXD (#9), BT_RTS (#10), BT_CTS (#11), UART_TXD (#16) and UART_RXD (#17) in the design is recommended.

10.2 SDIO Client Interface

The ATWILC3000-MR110xA module SDIO Client is a full speed interface. This interface supports the 1-bit/4-bit SD transfer mode at the clock range of 0-50 MHz. The Host can use this interface to read and write from any register within the chip, as well as, configure the ATWILC3000-MR110xA module for DMA data transfer. To use this interface, pin 2 (SDIO_SPI_CFG) must be connected to the ground. The following table provides the SDIO Client pins mapped in the ATWILC3000-MR110xA module.

Table 10-2. SDIO Interface Pin Mapping

Pin #	SPI Function
2	CFG: Must be connected to ground
27	DAT3: Data 3
26	DAT2: Data 2
25	DAT1: Data 1
24	DAT0: Data 0
23	CMD: Command
22	CLK: Clock

When the SDIO card is inserted into an SDIO-aware Host, the detection of the card is through the means described in the SDIO specification. During the normal initialization and interrogation of the card by the Host, the card identifies itself as an SDIO device. The Host software obtains the card information in a tuple (linked list) format and determines if that card's I/O function(s) are acceptable to activate. If the card is acceptable, it is allowed to power up fully and start the I/O function(s) built into it.

The SD memory card communication is based on an advanced 9-pin interface (clock, command, 4 data lines and 3 power lines) designed to operate at a maximum operating frequency of 50 MHz.

Features

- Supports SDIO card specification version 2.0
- Host clock rate is variable between 0 and 50 MHz
- Supports 1-bit/4-bit SD bus modes
- Allows card to interrupt Host
- Responds to direct read/write (IO52) and extended read/write (IO53) transactions
- Supports suspend/resume operation



10.3 SPI Client Interface

The ATWILC3000-MR110xA module provides a Serial Peripheral Interface (SPI) that operates as an SPI Client. The SPI Client interface can be used for control and for serial I/O of IEEE 802.11 data. The SPI client pins are mapped as shown in the following table. The RXD pin is the same as Host Output, Client Input (MOSI) and the TXD pin is the same as Host Input, Client Output (MISO). The SPI Client is a full-duplex, client-synchronous serial interface that is available immediately following reset when pin 2 (SDIO_SPI_CFG) is tied to VDDIO.

Table 10-3. SPI Client Interface Pin Mapping

Pin #	SPI Function
2	CFG: Must be connected to VDDIO
25	SSN: Active Low Client Select
23	SCK: Serial Clock
26	RXD: Serial Data Receive (MOSI)
24	TXD: Serial Data Transmit (MISO)

When the SPI is not selected (i.e., when the SSN is high), the SPI interface will not interfere with the data transfers between the serial host and the other serial client devices. When the serial client is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial host receive line.

The SPI Client interface responds to a protocol that allows an external Host to read or write any register in the chip and initiate DMA data transfers.

10.3.1 SPI Client Mode

The SPI Client interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are given in the following table and figure. In the following figure, the red lines correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

Table 10-4. SPI Client Mode

Mode	CPOL	СРНА
0	0	0
1	0	1
2	1	0
3	1	1 ⁽¹⁾

Note:

1. The ATWILC3000-MR110xA firmware uses "SPI MODE 0" to communicate with the host.






Figure 10-2. SPI Client Clock Polarity and Clock Phase Timing

10.4 I²C Client Interface

The I²C Client interface is a two-wire serial interface consisting of a Serial Data Line (SDA) on module pin 10 and a serial clock line (SCL) on module pin 11. This interface is used for debugging of the ATWILC3000-MR110xA module. I²C Client responds to the 7-bit address value 0x60. The ATWILC3000-MR110xA module I²C supports I²C bus Version 2.1 - 2000 and can operate in standard mode (with data rates up to 100 kbps) and fast mode (with data rates up to 400 kbps).

Note: For specific information on the I²C bus, refer to the Philips Specification entitled "The I²C-Bus Specification, Version 2.1".

The I²C Client is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400 pF. Data is transmitted in byte packages.

10.5 UART Interface

The ATWILC3000-MR110xA module provides Universal Asynchronous Receiver/Transmitter (UART) interfaces for serial communication in both IEEE 802.11 and Bluetooth subsystems.

- The Bluetooth subsystem has one UART interface: a 4-pin interface for control and data transfer (BT UART).
- The IEEE 802.11 subsystem has one 2-pin UART interface (Wi-Fi UART) that can be used for debugging.

The UART interfaces are compatible with the RS-232 standard, and the ATWILC3000-MR110xA module operates as a Data Terminal Equipment (DTE) type device. The 2-pin UART uses receive and transmit pins (RXD and TXD). The 4-pin UART uses two pins for data (TXD and RXD) and two pins for flow control/handshaking: Request To Send (RTS) and Clear To Send (CTS).

Bluetooth UART is available in module pins 8 (BT_TXD), 9 (BT_RXD), 10 (BT_RTS) and 11 (BT_CTS). Wi-Fi UART is available in module pins 16 (UART_TXD) and 17 (UART_RXD).

The following is the default configuration for the Wi-Fi UART interface of the ATWILC3000-MR110xA:

• Baud rate: 115200

Data: 8-bitParity: NoneStop bit: 1-bit




Flow control: None



Important: The RTS and CTS pins of BT UART are used for hardware flow control. These pins must be connected to the Host MCU UART and could be optionally enabled.

An example of UART receiving or transmitting a single packet is shown in the following figure. This example shows 7-bit data (0x45), odd parity and two stop bits.

Figure 10-3. Example of UART RX or TX Packet



10.6 GPIOs

The ten General Purpose Input/Output (GPIO) pins, labeled GPIO 0, GPIO 3-4, GPIO 7-8 and GPIO 17-21, are allowed to perform specific functions of an application. Each GPIO pin can be programmed as an input (the value of the pin can be read by the Host or internal processor) or as an output (the output values can be programmed by the host or internal processor), where the default mode after power-up is input. GPIOs 7 and 8 are only available when the Host does not use the SDIO interface, which shares two of its pins with these GPIOs. Therefore, for SDIO-based applications, eight GPIOs (0, 3-4 and 17-21) are available.

Note:

1. Usage of the GPIO functionality is not supported by the firmware. The data sheet will be updated once the support for this feature is added.

10.7 Internal Pull up Resistors

The ATWILC3000-MR110xA provides programmable pull-up resistors on various pins. The purpose of these resistors is to keep any unused input pins from floating, which can cause excess current to flow through the input buffer from the VDDIO supply. Any unused pin on the device must leave these pull-up resistors enabled so the pin will not float.

The default state at power-up is with the pull-up resistor enabled. However, any pin that is used must have the pull-up resistor disabled. This is because if any pins are driven to a low level while the device is in the low power sleep state, current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module.

The current through any pull-up resistor that is being driven low will be VDDIO/100k because the value of the pull-up resistor is approximately 100 k Ω . For VDDIO = 3.3V, the current is approximately 33 μ A. Pins that are used and have had the programmable pull-up resistor disabled must always be actively driven to either a high or low level and not be allowed to float.




11. Application Reference Design

The ATWILC3000-MR110xA module application schematics for different supported host interfaces are shown in this section.

11.1 Host Interface - SPI

Figure 11-1. ATWILC3000-MR110xA Reference Schematic for SPI Operation



Note: Adding test points for module pins 8, 9, 10, 11, 16 and 17 in the design is recommended.

The following table provides the reference Bill of Material details for the ATWILC3000-MR110xA module with the SPI as the host interface.


Table 11-1. ATWILC3000-MR110xA Reference Bill of Materials for SPI Operation

Item	Quantity	Reference	Value	Description	Manufacturer	Part Number	Footprint
1	1	U1	ATWILC3000- MR110xA	Wi-Fi/ Bluetooth/BLE Combo Module	Microchip Technology Inc.®	ATWILC3000- MR110xA	Custom
2	1	U2	ASH7KW-32.768k HZ-L-T	Oscillator, 32.768 kHz, +0/-175 ppm, 1.2V-5.5V, -40°C - +85°C, 3.2x1.5 mm	Abracon® Corporation	ASH7KW-32.76 8kHZ-L-T	OSCCC320X15 0X100-4N
3	1	R1	1M	RESISTOR, Thick Film, 1 M Ω , 0201	Panasonic	ERJ-1GEJ105C	RS0201
4	13	R2-R14	0	RESISTOR, Thick Film, 0Ω, 0201	Panasonic	ERJ-1GN0R00C	RS0201



11.2 Host Interface - SDIO

Figure 11-2. ATWILC3000-MR110xA Application Schematic for SDIO Operation



Note: Adding test points for module pins 8, 9, 10, 11, 16 and 17 in the design is recommended.

The following table provides SDIO reference Bill of Material details for the ATWILC3000-MR110xA module with SDIO as the host interface.

Table 11-2. ATWILC3000-MR110xA Reference Bill of Materials for SDIO operation


Item	Quantity	Reference	Value	Description	Manufacturer	Part Number	Footprint
1	1	U1	ATWILC3000- MR110xA	Wi-Fi*/ Bluetooth*/BLE Combo Module	Microchip Technology Inc.®	ATWILC3000- MR110xA	Custom
2	1	U3	ASH7KW-32.7 68kHZ-L-T	Oscillator, 32.768 kHz, +0/-175 ppm, 1.2V to 5.5V, -40°C to +85°C, 3.2x1.5 mm	Abracon® Corporation	ASH7KW-32.768 kHZ-L-T	OSCCC320X15 0X100-4N
3	13	R2-R14	0	RESISTOR, Thick Film, 0 Ω, 0201	Panasonic	ERJ-1GN0R00C	RS0201

12. Package Outline Drawings

The ATWILC3000-MR110xA package details are outlined in this section.

36-Lead PCB Module (LDB) - 22.4x14.7 mm Body for ATWILC3000-MR110UA And ATWINC3400-MR210UA; Atmel Legacy Global Package Code RCJ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21306-UA-LDB Rev D Sheet 1 of 2



15

13 12 11 10


6.13

4.40


BOTTOM VIEW

36-Lead PCB Module (LDB) - 22.4x14.7 mm Body for ATWILC3000-MR110UA And ATWINC3400-MR210UA; Atmel Legacy Global Package Code RCJ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




RECOMMENDED LAND PATTERN



Microchip Technology Drawing C04-21306-UA-LDB Rev D Sheet 2 of 2

36-Lead PCB Module (LDB) - 22.4x14.7 mm Body for ATWILC3000-MR110CA And ATWINC3400-MR210CA; Atmel Legacy Global Package Code RCJ


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-21306-CA-LDB Rev D Sheet 1 of 2

36-Lead PCB Module (LDB) - 22.4x14.7 mm Body for ATWILC3000-MR110CA And ATWINC3400-MR210CA; Atmel Legacy Global Package Code RCJ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



Microchip Technology Drawing C04-21306-CA-LDB Rev D Sheet 2 of 2

Notes:

- 1. Dimensions are in mm.
- 2. Having a 5x5 grid of GND vias solidly connecting the exposed GND paddle of the module to the ground plane on the inner/other layers of the host board is recommended. This will provide a good ground and thermal transfer for the ATWILC3000-MR110xA module.



13. Design Considerations

This chapter provides the guidelines on module placement and routing to achieve the best performance.

13.1 Module Placement and Routing Guidelines

It is critical to follow the recommendations listed below to achieve the best RF performance:


• The module must be placed on the host board, and the chip antenna area must not overlap with the host board. The portion of the module containing the antenna must not stick out over the edge of the host board. Figure 13-2 shows the best, poor and worst case module placements in the host board.


Note: Do not place the module in the middle of the host board or far away from the host board edge.

- Follow the mechanical recommendations as shown in Figure 13-1. The antenna is specifically tuned to the mechanical recommendations depicted in Figure 13-1. The host PCB must have a thickness of 1.5mm.
- Follow the module placement and keepout recommendation, as shown in Figure 13-1.
 - Avoid routing any traces in the highlighted region on the top layer of the host board, which will be directly below the module area.
 - Follow the electrical keepout layer recommendation, as shown in Figure 13-1. There must be no copper in all layers of the host board in this region. Avoid placing any components (like mechanical spacers, bumpon, etc.) in the area above the line indicated in the Figure 13-1.
 - Place the GND polygon pour below the module with the recommended boundary in the top layer of the host board, as shown in Figure 13-1. Do not have any breaks in this GND plane.
 The GND polygon pour in the top layer of the host board must have a minimum area of 20 x 40 mm.
 - Place sufficient GND vias in the highlighted area below the module for better RF performance.
 - Having a 5x5 grid of GND vias solidly connecting the exposed GND paddle of the module to the ground plane on the inner/other layers of the host board is recommended. This will act as a good ground and thermal conduction path for the ATWILC3000-MR110xA module. The GND vias must have a minimum via hole size of 0.2 mm.
 - The antenna on the module must not be placed in direct contact or close proximity to plastic casing/objects. Keep a minimum clearance of > 7 mm in all directions around the chip antenna.
- Do not enclose the antenna within a metal shield.
- Keep any components that may radiate noise or signals within the 2.4 GHz to 2.5 GHz frequency band away from the antenna and, if possible, shield those components. Any noise radiated from the host board in this frequency band will degrade the sensitivity of the module.
- Make sure the width of the traces routed to GND, VDDIO and VBAT rails are sufficiently larger for handling the peak TX current consumption.




Figure 13-1. ATWILC3000-MR110CA Placement Reference





host PCB

Figure 13-2. ATWILC3000-MR110CA Placement Examples



13.2 Antenna Performance of ATWILC3000-MR110CA

The ATWILC3000-MR110CA uses a chip antenna that is fed via matching network. The table below lists the technical specifications of the chip antenna.

Table 13-1. Chip Antenna Specification

Parameter	Value
Peak gain	0.5 dBi
Operating Frequency	2400 - 2500 MHz
Antenna P/N	AT3216-B2R7HAA
Antenna vendor	ACX


Antenna Radiation Pattern

The following figures illustrate the antenna radiation pattern measured for the ATWILC3000-MR110CA module mounted in the ATWILC3000-SHLD evaluation kit. During the measurement, the



chip antenna is placed in the XZ plane with the Y axis being perpendicular to the module and pointing to the back of the module.

Figure 13-3. Antenna Radiation Pattern When Phi = 0 Degrees






Figure 13-4. Antenna Radiation Pattern When Phi = 90 Degrees






Figure 13-5. Antenna Radiation Pattern When Theta = 90 Degrees

13.3 ATWILC3000-MR110UA Placement and Routing Guidelines

The ATWILC3000-MR110UA module has a micro co-ax (u.FL) RF connector for the external antenna. The choice of antenna is limited to the antenna types for which the module was tested and approved.

An approved list of external antennas tested and certified with ATWILC3000-MR110UA module is shown in Table 13-2.

It is critical to follow the recommendations listed below to achieve the best RF performance:

- 1. Avoid routing any traces on the top layer of the host board, which is directly below the module area.
- 2. Place the GND polygon pour below the complete module area. Do not have any breaks in this GND plane.
- 3. Place sufficient GND vias in the GND polygon pour below the module area for better RF performance.
- 4. Having a 5x5 grid of GND vias solidly connecting the exposed GND paddle of the module to the inner layer ground plane of the host board is recommended. This will act as a good ground and thermal conduction path for the ATWILC3000-MR110UA module. The GND vias must have a minimum via hole size of 0.2 mm.
- 5. Keep large metal objects away from external antenna to avoid electromagnetic field blocking.
- 6. Do not enclose the external antenna within a metal shield.



- 7. Keep any components that may radiate noise or signals within the 2.4 GHz 2.5 GHz frequency band away from the external antenna and, if possible, shield those components. Any noise radiated from the host board in this frequency band will degrade the sensitivity of the module.
- 8. Make sure the width of the traces routed to GND, VDDIO and VBAT rails are sufficiently larger for handling the peak TX current consumption.
- 9. Depending on the location of the antenna; the antenna must be placed at a distance greater than 5 cm away from the module.

13.4 Approved Antenna Types

The ATWILC3000-MR110UA is tested and approved to use with the antennas listed in following table. It is permissible to use a different antenna, provided the same antenna type, antenna gain (equal or less than), similar in-band and out-of-band characteristics (refer to specification sheet for cutoff frequencies).

If other antenna types are used, the OEM installer must authorize the antenna with the respective regulatory agencies and ensure its compliance.

Table 13-2. List of Approved External Antennas

SI. No.	Part Number	Manufacturer	Antenna Gain @ 2.4GHz Band	Antenna Type	ATWILC300 MR110UA ⁽¹		Cable Length/ Remarks
					FCC ⁽²⁾⁽³⁾ / ISED	CE	
1	W3525B039	Pulse Electronics Corporation	2 dBi	РСВ	X	X	100 mm
2	RFDPA870920IMLB3 01	WALSIN	1.84 dBi	Dipole	X	X	200 mm
3	RFA-02-P33	Aristotle	2 dBi	PCB	X	Χ	150 mm
4	RN-SMA-S	Microchip	0.56 dBi	Dipole	X	X	SMA to u.FL cable length of 100 mm ⁽²⁾⁽³⁾
5	RFA-02-D3	Aristotle	2dBi	Dipole	X	Χ	150 mm
6	RFA-02-G03	Aristotle	2dBi	Metal Stamp	Χ	Χ	150 mm
7	RFA-02-L2H1	Aristotle	2 dBi	Dipole	X	Χ	150 mm
8	RFA-02-P05	Aristotle	2 dBi	PCB	Χ	Χ	150 mm
9	RFA-02-C2M2	Aristotle	2 dBi	Dipole	X	X	SMA to u.FL cable length of 100 mm ⁽²⁾⁽³⁾
10	86254	Delock	2 dBi	PCB	_	Χ	50 mm

Notes:

- 1. X = Covered under the certification.
- 2. If the end product using the module is designed to have an antenna port that is accessible to the end user, then a unique (nonstandard) antenna connector (refer to FCC KDB 353028) must be used; for example, Reverse Polarity SMA.
- 3. If an RF coaxial cable is used between the module RF output and the enclosure, then a unique (nonstandard) antenna connector must be used in the enclosure wall for interfacing with the antenna.
- 4. Contact the antenna vendor for detailed antenna specifications to review its suitability to the end-product operating environment and to identify alternatives.

13.4.1 Antenna Placement Recommendations for ATWILC3000-MR110UA

The following recommendations must be applied for the placement of the antenna and its cable:




- The antenna cable must not be routed over circuits generating electrical noise on the host board or alongside or underneath the module. It is preferable that the cable be routed straight out of the module.
- The antenna must not be placed in direct contact or in close proximity of the plastic casing/ objects.
- Do not enclose the antenna within a metal shield.
- Keep any components that may radiate noise, signals or harmonics within the 2.4 GHz to 2.5 GHz frequency band away from the antenna and, if possible, shield those components. Any noise radiated from the host board in this frequency band degrades the sensitivity of the module.
- It is recommended that the antenna be placed at a distance greater than 5 cm away from the module. The following figure shows the antenna keepout area indication; where the antenna must not be placed in this area.

This recommendation is based on an open-air measurement and does not take into account any metal shielding of the customer end product. When a metal enclosure is used, the antenna can be located closer to the ATWILC3000-MR110UA module.

The drawing provides an option for routing the antenna cable, depending on the location of the antenna with respect to the ATWILC3000-MR110UA PCB. There are two possible options for the optimum routing of the cable.

Figure 13-6. ATWILC3000-MR110UA Antenna Placement Guidelines



Note: These are generic guidelines and it is recommended that customers check and fine-tune the antenna positioning in the final host product based on RF performance.

13.5 Reflow Profile Information

For information on the reflow process guidelines, refer to the "Solder Reflow Recommendation" Application Note (AN233).



13.6 Module Assembly Considerations

The ATWILC3000-MR110xA module is assembled with an EMI shield to ensure compliance with EMI emission and immunity rules. The EMI shield is made of a tin-plated steel (SPTE) and is not hermetically sealed. Solutions such as IPA and similar solvents can be used to clean this module. Cleaning solutions containing acid must never be used on the module.

13.7 Conformal Coating

The modules are not intended for use with a conformal coating and the customer assumes all risks (such as the module reliability, performance degradation and so on) if a conformal coating is applied to the modules.



14. Appendix A: Regulatory Approval

The ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have received regulatory approval for the following countries:

- ATWILC3000-MR110CA
 - United States/FCC ID: 2ADHKWILC3000
 - Canada/ISED:
 - IC: 20266-ATWILC3000
 - HVIN: ATWILC3000-MR110CA
 - PMN: ATWILC3000-MR110CA
 - Europe/CE
 - Japan/MIC: 005-101536
 - Korea/KCC: MSIP-CRM-mcp-WILC3000MR110C
 - Taiwan/NCC: CCAJ16LP4160T4
 - China/SRRC: CMIIT ID: 2016DJ2596
- ATWILC3000-MR110UA
 - United States/FCC ID: 2ADHKWILC3000U
 - Canada/ISED:
 - IC: 20266-WILC3000UA
 - HVIN: ATWILC3000-MR110UA
 - PMN: ATWILC3000-MR110UA
 - Europe/CE
 - Japan/MIC: 005-101536

Gain Table for Individual Regulatory Region

The ATWILC3000-MR110CA module has received regulatory approvals for many regions in the world. The default firmware for ATWILC3000-MR110CA uses a common gain table that meets IEEE 802.11 specifications, and the certified regulatory regions. This common gain table is recommended to be used for ATWILC3000-MR110CA.

The ATWILC3000-MR110UA has received regulatory approvals for United States/FCC, Canada/ISED and Europe/CE. The default firmware uses a common gain table that meets IEEE 802.11 specifications, and regulatory regions as noted above.

In some cases, the output power is limited by the regulatory region with the most stringent transmit power limits. To optimize performance, and if end products' destination is known, the specific gain table for that region can be optionally embedded into the firmware.

The regulatory region certified gain table for individual regulatory region is available on ATWILC3000-MR110UA product page. Customers can update the gain table in firmware by following the instructions in section 6. Updating Application Gain Table into WILC3000 of ATWILC3000 – Deriving Application Gain Table Application Note.

14.1 United States

The ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have received Federal Communications Commission (FCC) CFR47 Telecommunications, Part 15 Subpart C "Intentional Radiators" single-modular approval in accordance with Part 15.212 Modular Transmitter approval. Single-modular transmitter approval is defined as a complete RF transmission sub-assembly, designed to be incorporated into another device, that must demonstrate compliance with FCC rules and policies independent of any host. A transmitter with a modular grant can be installed



in different end-use products (referred to as a host, host product, or host device) by the grantee or other equipment manufacturer, then the host product may not require additional testing or equipment authorization for the transmitter function provided by that specific module or limited module device.

The user must comply with all of the instructions provided by the Grantee, which indicate installation and/or operating conditions necessary for compliance.

A host product itself is required to comply with all other applicable FCC equipment authorization regulations, requirements, and equipment functions that are not associated with the transmitter module portion. For example, compliance must be demonstrated: to regulations for other transmitter components within a host product; to requirements for unintentional radiators (Part 15 Subpart B), such as digital devices, computer peripherals, radio receivers, etc.; and to additional authorization requirements for the non-transmitter functions on the transmitter module (i.e., Suppliers Declaration of Conformity (SDoC) or certification) as appropriate (e.g., Bluetooth and Wi-Fi transmitter modules may also contain digital logic functions).

14.1.1 Labeling and User Information Requirements

The ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have been labeled with its own FCC ID number, and if the FCC ID is not visible when the module is installed inside another device, then the outside of the finished product into which the module is installed must display a label referring to the enclosed module. This exterior label should use the following wording:

For ATWILC3000-MR110CA

Contains Transmitter Module FCC ID: 2ADHKWILC3000

or

Contains FCC ID: 2ADHKWILC3000

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For ATWILC3000-MR110UA

Contains Transmitter Module FCC ID: 2ADHKWILC3000U

or

Contains FCC ID: 2ADHKWILC3000U

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

The user's manual for the finished product should include the following statement:

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy, and if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- · Reorient or relocate the receiving antenna
- Increase the separation between the equipment and receiver
- · Connect the equipment into an outlet on a circuit different from that to which the receiver is connected
- Consult the dealer or an experienced radio/TV technician for help

Additional information on labeling and user information requirements for Part 15 devices can be found in KDB Publication 784748, which is available at the FCC Office of Engineering and Technology (OET) Laboratory Division Knowledge Database (KDB) apps.fcc.gov/oetcf/kdb/index.cfm.



14.1.2 RF Exposure

All transmitters regulated by FCC must comply with RF exposure requirements. KDB 447498 General RF Exposure Guidance provides guidance in determining whether proposed or existing transmitting facilities, operations or devices comply with limits for human exposure to Radio Frequency (RF) fields adopted by the Federal Communications Commission (FCC).

From the FCC Grant: Output power listed is conducted. This transmitter is restricted for use with the specific antenna(s) tested in this application for Certification.

For ATWILC3000-MR110CA:

The antenna(s) used with this transmitter must be installed to provide a separation distance of at least 6.8 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. Users and installers must be provided with antenna installation instructions and transmitter operating conditions for satisfying RF exposure compliance.

For ATWILC3000-MR110UA:

The antenna(s) used with this transmitter must be installed to provide a separation distance of at least 8.0 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. Users and installers must be provided with antenna installation instructions and transmitter operating conditions for satisfying RF exposure compliance.

14.1.3 Approved External Antennas

To maintain modular approval in the United States, only the antenna types that have been tested shall be used. It is permissible to use different antenna, provided the same antenna type, antenna gain (equal to or less than), with similar in-band and out-of band characteristics (refer to specification sheet for cutoff frequencies).

Testing of the ATWILC3000-MR110CA module was performed with the integral chip antenna.

Testing of the ATWILC3000-MR110UA module was performed with the antenna types listed in table mentioned below in the Related Links.

Related Links

Approved Antenna Types

14.1.4 Module Integration in the Host Product

Host products are to ensure continued compliance as per KDB 996369 Module Integration Guide.

14.1.5 Helpful Web Sites

- Federal Communications Commission (FCC): www.fcc.gov.
- FCC Office of Engineering and Technology (OET) Laboratory Division Knowledge Database (KDB) apps.fcc.gov/oetcf/kdb/index.cfm.

14.2 Canada

The ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have been certified for use in Canada under Innovation, Science, and Economic Development Canada (ISED, formerly Industry Canada) Radio Standards Procedure (RSP) RSP-100, Radio Standards Specification (RSS) RSS-Gen and RSS-247. Modular approval permits the installation of a module in a host device without the need to recertify the device.

14.2.1 Labeling and User Information Requirements

Labeling Requirements (from RSP-100 - Issue 11, Section 3): The host product shall be properly labeled to identify the module within the host device.

The Innovation, Science and Economic Development Canada certification label of a module shall be clearly visible at all times when installed in the host device; otherwise, the host product must be labeled to display the Innovation, Science and Economic Development Canada certification number of the module, preceded by the word "Contains" or similar wording expressing the same meaning, as follows:



For ATWILC3000-MR110CA

Contains IC: 20266-ATWILC3000

For ATWILC3000-MR110UA

Contains IC: 20266-WILC3000UA

User Manual Notice for License-Exempt Radio Apparatus (from Section 8.4 RSS-Gen, Issue 5, March 2019): User manuals for license-exempt radio apparatus shall contain the following or equivalent notice in a conspicuous location in the user manual or alternatively on the device or both:

This device contains license-exempt transmitter(s)/receiver(s) that comply with Innovation, Science and Economic Development Canada's license-exempt RSS(s). Operation is subject to the following two conditions:

- (1) This device may not cause interference;
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

L'émetteur/récepteur exempt de licence contenu dans le présent appareil est conforme aux CNR d'Innovation, Sciences et Développement économique Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- 1. L'appareil ne doit pas produire de brouillage;
- 2. L'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Transmitter Antenna (From Section 6.8 RSS-GEN, Issue 5, March 2019): User manuals, for transmitters shall display the following notice in a conspicuous location:

This radio transmitter [IC: 20266-ATWILC3000 and IC: 20266-WILC3000UA] has been approved by Innovation, Science and Economic Development Canada to operate with the antenna types listed below, with the maximum permissible gain indicated. Antenna types not included in this list that have a gain greater than the maximum gain indicated for any type listed are strictly prohibited for use with this device.

Le présent émetteur radio [IC: 20266-ATWILC3000 and IC: 20266-WILC3000UA] a été approuvé par Innovation, Sciences et Développement économique Canada pour fonctionner avec les types d'antenne énumérés cidessous et ayant un gain admissible maximal. Les types d'antenne non inclus dans cette liste, et dont le gain est supérieur au gain maximal indiqué pour tout type figurant sur la liste, sont strictement interdits pour l'exploitation de l'émetteur.

Immediately following the above notice, the manufacturer shall provide a list of all antenna types approved for use with the transmitter, indicating the maximum permissible antenna gain (in dBi) and required impedance for each.

14.2.2 RF Exposure

All transmitters regulated by Innovation, Science and Economic Development Canada (ISED) must comply with RF exposure requirements listed in RSS-102 - Radio Frequency (RF) Exposure Compliance of Radio communication Apparatus (All Frequency Bands).

This transmitter is restricted for use with a specific antenna tested in this application for certification, and must not be co-located or operating in conjunction with any other antenna or transmitters within a host device, except in accordance with Canada multi-transmitter product procedures.

For ATWILC3000-MR110CA:

The installation of the transmitter must ensure that the antenna has a separation distance of at least 6.8 cm from all persons or compliance must be demonstrated according to the ISED SAR procedures.

For ATWILC3000-MR110UA:

The installation of the transmitter must ensure that the compliance is demonstrated according to the ISED SAR procedures.

14.2.3 Approved Antenna Types

For the ATWILC3000-MR110CA, the approval is received using the integral chip antenna.

For the ATWILC3000-MR110UA, approved antennas are listed in the Table 13-2.



14.2.4 Helpful Web Sites

Innovation, Science and Economic Development Canada (ISED): www.ic.gc.ca/.

14.3 Europe

The ATWILC3000-MR110xA is a Radio Equipment Directive (RED) assessed radio module that is CE marked and has been manufactured and tested with the intention of being integrated into a final product.

The ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have been tested to RED 2014/53/EU Essential Requirements mentioned in the following European Compliance table.

Table 14-1. European Compliance

Certification	Standards	Article
Safety	EN 60950 / EN 62368	2.12
Health	EN 300 328 / EN 62311 / EN 62479	3.1a
EMC	EN 301 489	3.1b
Radio	EN 300 328	3.2

The ETSI provides guidance on modular devices in the "Guide to the application of harmonised standards covering articles 3.1b and 3.2 of the RED 2014/53/EU (RED) to multi-radio and combined radio and non-radio equipment" document available at http://www.etsi.org/deliver/etsi_eg/203300 203399/20 3367/01.01.01 60/eg 203367v010101p.pdf.

Note: To maintain conformance to the standards listed in the preceding European Compliance table, the module shall be installed in accordance with the installation instructions in this data sheet and shall not be modified. When integrating a radio module into a completed product, the integrator becomes the manufacturer of the final product and is therefore responsible for demonstrating compliance of the final product with the essential requirements against the RED.

14.3.1 Labeling and User Information Requirements

The label on the final product that contains the ATWILC3000-MR110xA module must follow CE marking requirements.

14.3.2 Conformity Assessment

From ETSI Guidance Note EG 203367, section 6.1, when non-radio products are combined with a radio product:

If the manufacturer of the combined equipment installs the radio product in a host non-radio product in equivalent assessment conditions (i.e. host equivalent to the one used for the assessment of the radio product) and according to the installation instructions for the radio product, then no additional assessment of the combined equipment against article 3.2 of the RED is required.

14.3.2.1 Simplified EU Declaration of Conformity

Hereby, Microchip Technology Inc. declares that the radio equipment type ATWILC3000-MR110xA is in compliance with Directive 2014/53/EU.

The full text of the EU declaration of conformity for this product is available at www.microchip.com/wwwproducts/en/ATWILC3000 (available under *Documents* > *Certifications*).

14.3.3 Approved Antenna Types

For the ATWILC3000-MR110CA, the approval is received using the integral chip antenna.

For the ATWILC3000-MR110UA, approved antennas are listed in the Table 13-2.

14.3.4 Helpful Websites

A document that can be used as a starting point in understanding the use of Short Range Devices (SRD) in Europe is the European Radio Communications Committee (ERC) Recommendation



70-03 E, which can be downloaded from the European Communications Committee (ECC) at: docdb.cept.org/.

Additional helpful web sites are:

- Radio Equipment Directive (2014/53/EU): https://ec.europa.eu/growth/single-market/european-standards/harmonised-standards/red_en
- European Conference of Postal and Telecommunications Administrations (CEPT): http://www.cept.org
- European Telecommunications Standards Institute (ETSI): http://www.etsi.org
- The Radio Equipment Directive Compliance Association (REDCA): http://www.redca.eu/

14.4 Japan

The ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have received type certification and is required to be labeled with its own technical conformity mark and certification number as required to conform to the technical standards regulated by the Ministry of Internal Affairs and Communications (MIC) of Japan pursuant to the Radio Act of Japan.

Integration of this module into a final product does not require additional radio certification provided installation instructions are followed and no modifications of the module are allowed. Additional testing may be required:

- If the host product is subject to electrical appliance safety (for example, powered from an AC mains), the host product may require Product Safety Electrical Appliance and Material (PSE) testing. The integrator should contact their conformance laboratory to determine if this testing is required
- There is an voluntary Electromagnetic Compatibility (EMC) test for the host product administered by VCCI: www.vcci.jp/vcci_e/index.html

14.4.1 Labeling and User Information Requirements

The label on the final product which contains the ATWILC3000-MR110CA and ATWILC3000-MR110UA modules have must follow Japan marking requirements. The integrator of the module should refer to the labeling requirements for Japan available at the Ministry of Internal Affairs and Communications (MIC) website.

For the ATWILC3000-MR110CA module, due to a limited module size, the technical conformity logo and ID is displayed in the data sheet and/or packaging and cannot be displayed on the module label. The final product in which this module is being used must have a label referring to the type certified module inside:



14.4.2 Helpful Web Sites

- Ministry of Internal Affairs and Communications (MIC): www.tele.soumu.go.jp/e/index.htm.
- Association of Radio Industries and Businesses (ARIB): www.arib.or.jp/english/.

14.5 Korea

The ATWILC3000-MR110CA module has received certification of conformity in accordance with the Radio Waves Act. Integration of this module into a final product does not require additional radio



certification provided installation instructions are followed and no modifications of the module are allowed.

14.5.1 Labeling and User Information Requirements

The label on the final product which contains the ATWILC3000-MR110CA module must follow KC marking requirements. The integrator of the module should refer to the labeling requirements for Korea available on the Korea Communications Commission (KCC) website.

For the ATWILC3000-MR110CA module, due to a limited module size, the KC mark and ID are displayed in the data sheet and/or packaging and cannot be displayed on the module label. The final product requires the KC mark and certificate number of the module:



MSIP-CRM-mcp-WILC3000MR110C

14.5.2 Helpful Websites

- Korea Communications Commission (KCC): www.kcc.go.kr.
- National Radio Research Agency (RRA): rra.go.kr.


14.6 Taiwan

The ATWILC3000-MR110CA module has received compliance approval in accordance with the Telecommunications Act. Customers seeking to use the compliance approval in their product should contact Microchip Technology sales or distribution partners to obtain a Letter of Authority.

Integration of this module into a final product does not require additional radio certification provided installation instructions are followed and no modifications of the module are allowed.

14.6.1 Labeling and User Information Requirements

For the ATWILC3000-MR110CA module, due to the limited module size, the NCC mark and ID are displayed in the data sheet only and cannot be displayed on the module label:



The user's manual should contain following warning (for RF device) in traditional Chinese:

注意!

依據低功率電波輻射性電機管理辦法

第十二條 經型式認證合格之低功率射頻電機, 非經許 可,

公司、商號或使用者均不得擅自變更頻率、加大功率或 變更原設計

之特性及功能。

第十四條 低功率射頻電機之使用不得影響飛航安全及 干擾合法通信:

經發現有干擾現象時,應立即停用,並改善至無干擾時 方得繼續使用。



前項合法通信,指依電信規定作業之無線電信。 低功率射頻電機須忍受合法通信或工業、科學及醫療用電波輻射性 電機設備之干擾。

14.6.2 Helpful Web Sites

National Communications Commission (NCC): www.ncc.gov.tw

14.7 China

The ATWILC3000-MR110CA module has received certification of conformity in accordance with the China MIIT Notice 2014-01 of State Radio Regulation Committee (SRRC) certification scheme. Integration of this module into a final product does not require additional radio certification, provided installation instructions are followed and no modifications of the module are allowed. Refer to SRRC certificate available in ATWILC3000-MR110xA product page for expiry date.

14.7.1 Labeling and User Information Requirements

The ATWILC3000-MR110CA module is labeled with its own CMIIT ID as follows:

CMIIT ID: 2016DJ2596

When Host system is using an approved Full Modular Approval (FMA) radio: The host must bear a label containing the statement "This device contains SRRC approved Radio module CMIIT ID: 2016DJ2596".

14.8 Other Regulatory Information

- For information about other countries' jurisdictions, refer to Worldwide Regulatory Compliance Listing for ATWILC3000-MR110CA or www.microchip.com/wwwproducts/en/ATWILC3000 (available under *Documents* > *Certifications*).
- If other regulatory jurisdiction certification is required by the customer or the customer needs to recertify the module for other reasons, contact Microchip for the required utilities and documentation



15. Reference Documentation

The following table provides the set of collateral documents to ease integration and device ramp.

Table 15-1. Reference Documents

Document Title	Content
ATWILC1000/ATWILC3000 Wi-Fi Link Controller Linux® User Guide	This user guide describes how to run Wi-Fi on the ATWILC1000 SD card and to run Wi-Fi/BLE on the ATWILC3000 Shield board on the SAMA5D4 Xplained Ultra running with the Linux kernel 4.9.
ATWILC3000A Datasheet	Data sheet for the ATWILC3000A Wi-Fi with Integrated Bluetooth IC
ATWILC1000/ATWILC3000 Devices Linux Porting Guide	This user guide describes how to port the ATWILC1000 and ATWILC3000 Linux drivers to another platform and contains all the required modifications for driver porting.
ATWILC1000/ATWILC3000 Baremetal Wi- Fi*/BLE Link Controller Software Design Guide	This design guide helps the user in integrating ATWILC1000/ATWILC3000 in the application using RTOS from Advanced Software Framework (ASF).
MCHPRT2 User's Guide	This document provides detailed information about the MCHPRT2 tool, which allows the user to configure, evaluate and test an RF system based on the ATWILC3000 amongst other devices.
ATWILC3000A/ATWILC3000-MR110xA Errata	This document details on the anomalies identified in the ATWILC3000 family of devices.
ATWILC3000A – Deriving Application Gain Table Application Note	This application note describes the Wi-Fi gain table structure and procedure to derive the application gain table. This document provides further details on the steps to update the device with the gain table.

Note: For a complete listing of development-support tools and documentation, visit www.microchip.com/wwwproducts/en/ATWILC3000 or refer to the Customer Support section to locate your nearest Microchip field representative.



16. Document Revision History

Revision	Date	Section	Description
С	02/2025	Ordering Information and Module Marking	Updated the figure
		Features	 Added compatibility for Wi-Fi[®] 6/7 2.4 GHz band Removed "Wi-Fi Direct" information Updated Superior MAC throughput information
		WLAN Subsystem	Editorial update
		MAC	Removed HCCA, PCF, Traffic Scheduling, Transmission and Independent Basic Service Set (IBSS) information in the feature section
		Package Outline Drawings	Updated the package outline drawings
		Appendix A: Regulatory Approval	 Added regulatory approval details for Japan Removed regulatory approval details for the ATWILC3000-MR110UA for Korea, Taiwan and China
		Other Regulatory Information	Updated the reference information



Revision	Date	ry (continued) Section	Description		
В	11/2020	Document	 Support for Bluetooth SIG 5.0 Added ATWILC3000-MR110UA Placement and Routing Guidelines Approved External Antennas Approved Antenna Types Updated Master and Slave with Host and Client as per Corporate Social Responsibility (CSR) adoption 		
		Pinout and Package Information	 Updated Figure 3-1, Table 3-1, and Added Note Updated pin description of Pin 14, 15, 29, 30, 31, 32 34 and 35 		
		Transmitter Performance	Added Table 4-6		
		SPI Client Timing	 Updated Added Note and moved SPI Slave Clock Polarity and Clock Phase Timing figure 		
		Nonvolatile Memory (eFuse)	Updated		
		WLAN Subsystem	Added footnotes for Short GI feature		
		External Interfaces	Added Note		
		SPI Client Mode	Added Note		
		Table 5-1	Updated		
		GPIOs	Added Note		
		Application Reference Design	UpdatedFigure 11-1Figure 11-2		
		Package Outline Drawings	Updated and added		
		SPI Master Timing, SPI Master Interface, PCM Interface	Removed these sections		
		Appendix A: Regulatory Approval	Added Gain Table for Individual Regulatory Region		
			Updated United States and Canada with the details of antennas used for approval		
			Revamped Europe		
			 For ATWILC3000-MR110CA module, added regulatory approval received for Japan, Korea, Taiwan and China 		
			For ATWILC3000-MR110UA module, added regulatory approval for United States, Canada and Europe		
		Reference Documentation	Updated		
Α	08/2017	Document	Removed references to WAPI		
			Added WFA certification details		
			Updated block diagram in Block Diagram		
			Updated Pin description in Table 3-1		
			Removed Crystal oscillator parameters as the module contains an built-in 26MHz crystal		
			Revised the description in Processor		



Document Revision History (continued)				
Revision	Date	Section	Description	
			Revised the description in Nonvolatile Memory (eFuse)	
			Revised the numbers in Transmitter Performance, Receiver Performance	
			Removed performance data for Bluetooth classic	
			Added Interfacing with the Host Microcontroller	
			Updated reference schematic for SPI interface in Host Interface - SPI	
			Added Design Considerations	
			Added Appendix A: Regulatory Approval	
			Added Reference Documentation	
			Updated from Atmel to Microchip template	
			Assigned a new Microchip document number. Previous version is Atmel 42569 revision A	



Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.

ISBN: 978-1-6683-1937-6

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
 Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

